paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-04-07 15:47:53 +02:00
Code Issues Packages Projects Releases Wiki Activity

* tcg.a_load_cgparaloc_ref: Always enable SHR instruction for mips/mipsel CPUs

Browse Source 
This is normally only used on big-endian targets, to re-convert records
    of size < OS_INT into values fitting inside the byte size of the record,
    after it was left-shifted to comply with ABI stipulating it but be
    writable as a full-size register into a OS_INT size memory.

git-svn-id: trunk@45783 -
This commit is contained in:
pierre 2020-07-14 06:00:23 +00:00
parent cca536a86a
commit 02fd6f6e54
1 changed files with 4 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
compiler/cgobj.pas
View File

@ -1242,11 +1242,14 @@ implementation
caller side and needs to be stored with those bytes at the
start of the reference -> don't shift right }
else if (paraloc.shiftval<0)
{$ifndef MIPS}
{$ifdef CPU64BITALU}
and ((-paraloc.shiftval) in [56{for byte},48{for two bytes},32{for four bytes}])
{$else}
and ((-paraloc.shiftval) in [24{for byte},16{for two bytes}])
{$endif} then
{$endif}
{$endif}
then
begin
a_op_const_reg_reg(list,OP_SHR,OS_INT,-paraloc.shiftval,paraloc.register,paraloc.register);
{ convert to a register of 1/2/4 bytes in size, since the