paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-08-16 17:39:20 +02:00
Code Issues Packages Projects Releases Wiki Activity

* tcgtypeconvnode.second_int_to_int: disabled optimization from r25067 for m68k, because reg_cgsize() does not return expected values on that target.

Browse Source 
git-svn-id: trunk@28093 -
This commit is contained in:
sergei 2014-06-27 19:49:18 +00:00
parent 12e0416323
commit 04eb925776
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
compiler/ncgcnv.pas
View File

@ -115,7 +115,8 @@ interface
location.reference.alignment:=newalignment(location.reference.alignment,leftsize-ressize); location.reference.alignment:=newalignment(location.reference.alignment,leftsize-ressize);
end; end;
end end
{$if not defined(cpu16bitalu) and not defined(cpu8bitalu)} {$if not defined(cpu16bitalu) and not defined(cpu8bitalu) and not defined(m68k)}
{ FIXME: reg_cgsize incorrectly identifies m68k as "without subregisters" }
{ On targets without 8/16 bit register components, 8/16-bit operations { On targets without 8/16 bit register components, 8/16-bit operations
always adjust high bits of result, see 'maybeadjustresult' method in always adjust high bits of result, see 'maybeadjustresult' method in
respective cgcpu.pas. Therefore 8/16-bit locations are valid as larger respective cgcpu.pas. Therefore 8/16-bit locations are valid as larger