paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-11-01 02:59:33 +01:00
Code Issues Packages Projects Releases Wiki Activity

+ the ES register made volatile on i8086 as per the 16-bit x86 calling conventions

Browse Source 
git-svn-id: trunk@24462 -
This commit is contained in:
nickysn 2013-05-07 14:27:21 +00:00
parent 80fadeae41
commit 0a8e008a0d
3 changed files with 12 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
compiler/fpcdefs.inc
View File

@ -57,6 +57,7 @@
{$define cpuneedsmulhelper} {$define cpuneedsmulhelper}
{ TODO: add another define in order to disable the div helper for 16-bit divs? } { TODO: add another define in order to disable the div helper for 16-bit divs? }
{$define cpuneedsdiv32helper} {$define cpuneedsdiv32helper}
{$define VOLATILE_ES}
{$endif i8086} {$endif i8086}
{$ifdef i386} {$ifdef i386}

12
compiler/x86/cgx86.pas
View File

@ -1976,13 +1976,21 @@ unit cgx86;
begin begin
getcpuregister(list,REGDI); getcpuregister(list,REGDI);
if (dest.segment=NR_NO) then if (dest.segment=NR_NO) then
a_loadaddr_ref_reg(list,dest,REGDI) begin
a_loadaddr_ref_reg(list,dest,REGDI);
{$ifdef volatile_es}
list.concat(taicpu.op_reg(A_PUSH,S_L,NR_DS));
list.concat(taicpu.op_reg(A_POP,S_L,NR_ES));
{$endif volatile_es}
end
else else
begin begin
dstref:=dest; dstref:=dest;
dstref.segment:=NR_NO; dstref.segment:=NR_NO;
a_loadaddr_ref_reg(list,dstref,REGDI); a_loadaddr_ref_reg(list,dstref,REGDI);
{$ifndef volatile_es}
list.concat(taicpu.op_reg(A_PUSH,S_L,NR_ES)); list.concat(taicpu.op_reg(A_PUSH,S_L,NR_ES));
{$endif not volatile_es}
list.concat(taicpu.op_reg(A_PUSH,S_L,dest.segment)); list.concat(taicpu.op_reg(A_PUSH,S_L,dest.segment));
list.concat(taicpu.op_reg(A_POP,S_L,NR_ES)); list.concat(taicpu.op_reg(A_POP,S_L,NR_ES));
end; end;
@ -2047,8 +2055,10 @@ unit cgx86;
ungetcpuregister(list,REGDI); ungetcpuregister(list,REGDI);
if (source.segment<>NR_NO) then if (source.segment<>NR_NO) then
list.concat(taicpu.op_reg(A_POP,S_L,NR_DS)); list.concat(taicpu.op_reg(A_POP,S_L,NR_DS));
{$ifndef volatile_es}
if (dest.segment<>NR_NO) then if (dest.segment<>NR_NO) then
list.concat(taicpu.op_reg(A_POP,S_L,NR_ES)); list.concat(taicpu.op_reg(A_POP,S_L,NR_ES));
{$endif not volatile_es}
end; end;
end; end;
end; end;

6
rtl/msdos/prt0.asm
View File

@ -54,10 +54,6 @@ no_bss:
int 21h int 21h
jc mem_realloc_err jc mem_realloc_err
; init ES
mov ax, dgroup
mov es, ax
; bx = the new size in paragraphs ; bx = the new size in paragraphs
add bx, word [dos_psp] add bx, word [dos_psp]
sub bx, dgroup sub bx, dgroup
@ -111,7 +107,6 @@ FPC_INTR:
mov bp, sp mov bp, sp
mov al, byte [ss:bp + 6] mov al, byte [ss:bp + 6]
mov byte [cs:int_number], al mov byte [cs:int_number], al
push es
mov si, [ss:bp + 4] mov si, [ss:bp + 4]
push ds push ds
mov ax, word [si + 16] mov ax, word [si + 16]
@ -156,7 +151,6 @@ int_number:
mov word [si + 18], ax mov word [si + 18], ax
pop ds pop ds
pop es
pop bp pop bp
ret 4 ret 4