paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-08-05 08:45:59 +02:00
Code Issues Packages Projects Releases Wiki Activity

* compilation fixed

Browse Source 
git-svn-id: branches/z80@44546 -
This commit is contained in:
florian 2020-04-03 20:25:31 +00:00
parent 9d545342f8
commit 0fc1ba26f8
2 changed files with 8 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
compiler/entfile.pas
View File

@ -160,7 +160,8 @@ const
{ 18 } 64 {'sparc64'}, { 18 } 64 {'sparc64'},
{ 19 } 32 {'riscv32'}, { 19 } 32 {'riscv32'},
{ 20 } 64 {'riscv64'}, { 20 } 64 {'riscv64'},
{ 21 } 32 {'xtensa'} { 21 } 32 {'xtensa'},
{ 22 } 16 {'z80'}
); );
CpuAluBitSize : array[tsystemcpu] of longint = CpuAluBitSize : array[tsystemcpu] of longint =
( (
@ -185,7 +186,8 @@ const
{ 18 } 64 {'sparc64'}, { 18 } 64 {'sparc64'},
{ 19 } 32 {'riscv32'}, { 19 } 32 {'riscv32'},
{ 20 } 64 {'riscv64'}, { 20 } 64 {'riscv64'},
{ 21 } 32 {'xtensa'} { 21 } 32 {'xtensa'},
{ 22 } 8 {'z80'}
); );
{$endif generic_cpu} {$endif generic_cpu}

6
compiler/utils/ppuutils/ppudump.pp
View File

@ -86,7 +86,8 @@ const
{ 18 } 'sparc64', { 18 } 'sparc64',
{ 19 } 'riscv32', { 19 } 'riscv32',
{ 20 } 'riscv64', { 20 } 'riscv64',
{ 21 } 'xtensa' { 21 } 'xtensa',
{ 22 } 'z80'
); );
CpuHasController : array[tsystemcpu] of boolean = CpuHasController : array[tsystemcpu] of boolean =
@ -112,7 +113,8 @@ const
{ 18 } false {'sparc64'}, { 18 } false {'sparc64'},
{ 19 } false {'riscv32'}, { 19 } false {'riscv32'},
{ 20 } false {'riscv64'}, { 20 } false {'riscv64'},
{ 21 } true {'xtensa'} { 21 } true {'xtensa'},
{ 22 } true {'z80'}
); );
{ List of all supported system-cpu couples } { List of all supported system-cpu couples }