paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-04-21 09:09:30 +02:00
Code Issues Packages Projects Releases Wiki Activity

* use RegistersInterfere instead of SuperRegistersEqual in TAoptBase.RegInOp and TAoptBase.RegInRef

Browse Source 
git-svn-id: trunk@45340 -
This commit is contained in:
nickysn 2020-05-11 17:18:00 +00:00
parent 531cc0ab0d
commit 1f8a9c708e
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
compiler/aoptbase.pas
View File

@ -146,7 +146,7 @@ unit aoptbase;
class function TAOptBase.RegInOp(Reg: TRegister; const op: toper): Boolean;
Begin
Case op.typ Of
Top_Reg: RegInOp := SuperRegistersEqual(Reg,op.reg);
Top_Reg: RegInOp := RegistersInterfere(Reg,op.reg);
Top_Ref: RegInOp := RegInRef(Reg, op.ref^);
{$ifdef arm}
Top_Shifterop: RegInOp := op.shifterop^.rs = Reg;
@ -159,16 +159,16 @@ unit aoptbase;
class function TAOptBase.RegInRef(Reg: TRegister; Const Ref: TReference): Boolean;
Begin
RegInRef := SuperRegistersEqual(Ref.Base,Reg)
RegInRef := RegistersInterfere(Ref.Base,Reg)
{$ifdef cpurefshaveindexreg}
Or SuperRegistersEqual(Ref.Index,Reg)
Or RegistersInterfere(Ref.Index,Reg)
{$endif cpurefshaveindexreg}
{$ifdef x86}
or (Reg=Ref.segment)
{ if Ref.segment isn't set, the cpu uses implicitly ss or ds, depending on the base register }
or ((Ref.segment=NR_NO) and (
((Reg=NR_SS) and (SuperRegistersEqual(Ref.base,NR_EBP) or SuperRegistersEqual(Ref.base,NR_ESP))) or
((Reg=NR_DS) and not(SuperRegistersEqual(Ref.base,NR_EBP) or SuperRegistersEqual(Ref.base,NR_ESP)))
((Reg=NR_SS) and (RegistersInterfere(Ref.base,NR_EBP) or RegistersInterfere(Ref.base,NR_ESP))) or
((Reg=NR_DS) and not(RegistersInterfere(Ref.base,NR_EBP) or RegistersInterfere(Ref.base,NR_ESP)))
))
{$endif x86}
End;