paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-09-08 10:39:29 +02:00
Code Issues Packages Projects Releases Wiki Activity

+ add for MLA the same register interferences as for MUL

Browse Source 
* register interferences for MUL/MLA are only needed for less than ARMv6

git-svn-id: trunk@21385 -
This commit is contained in:
florian 2012-05-24 19:14:58 +00:00
parent 2d890ae0b3
commit 21b94f675f
1 changed files with 4 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
compiler/arm/rgcpu.pas
View File

@ -57,7 +57,7 @@ unit rgcpu;
implementation
uses
verbose, cutils,globtype,
verbose, cutils,globtype,globals,cpuinfo,
cgobj,
procinfo;
@ -368,8 +368,10 @@ unit rgcpu;
if p.typ=ait_instruction then
begin
case taicpu(p).opcode of
A_MLA,
A_MUL:
add_edge(getsupreg(taicpu(p).oper[0]^.reg),getsupreg(taicpu(p).oper[1]^.reg));
if current_settings.cputype<cpu_armv6 then
add_edge(getsupreg(taicpu(p).oper[0]^.reg),getsupreg(taicpu(p).oper[1]^.reg));
A_UMULL,
A_UMLAL,
A_SMULL,