paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-08-11 21:29:42 +02:00
Code Issues Packages Projects Releases Wiki Activity

* MIPS: don't optimize reference twice for 64-bit loads and stores. Now loading/storing 64-bit value to global variable takes typically 3 instructions.

Browse Source 
git-svn-id: trunk@26139 -
This commit is contained in:
sergei 2013-11-25 14:27:35 +00:00
parent be45b411b2
commit 2a112ad01b
1 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
compiler/mips/cgcpu.pas
View File

@ -1761,7 +1761,6 @@ var
tmpref: treference; tmpref: treference;
tmpreg: tregister; tmpreg: tregister;
begin begin
{ Override this function to prevent loading the reference twice }
if target_info.endian = endian_big then if target_info.endian = endian_big then
begin begin
tmpreg := reg.reglo; tmpreg := reg.reglo;
@ -1769,9 +1768,10 @@ begin
reg.reghi := tmpreg; reg.reghi := tmpreg;
end; end;
tmpref := ref; tmpref := ref;
cg.a_load_reg_ref(list, OS_S32, OS_S32, reg.reglo, tmpref); tcgmips(cg).make_simple_ref(list,tmpref);
list.concat(taicpu.op_reg_ref(A_SW,reg.reglo,tmpref));
Inc(tmpref.offset, 4); Inc(tmpref.offset, 4);
cg.a_load_reg_ref(list, OS_S32, OS_S32, reg.reghi, tmpref); list.concat(taicpu.op_reg_ref(A_SW,reg.reghi,tmpref));
end; end;
@ -1780,7 +1780,6 @@ var
tmpref: treference; tmpref: treference;
tmpreg: tregister; tmpreg: tregister;
begin begin
{ Override this function to prevent loading the reference twice }
if target_info.endian = endian_big then if target_info.endian = endian_big then
begin begin
tmpreg := reg.reglo; tmpreg := reg.reglo;
@ -1788,9 +1787,10 @@ begin
reg.reghi := tmpreg; reg.reghi := tmpreg;
end; end;
tmpref := ref; tmpref := ref;
cg.a_load_ref_reg(list, OS_S32, OS_S32, tmpref, reg.reglo); tcgmips(cg).make_simple_ref(list,tmpref);
list.concat(taicpu.op_reg_ref(A_LW,reg.reglo,tmpref));
Inc(tmpref.offset, 4); Inc(tmpref.offset, 4);
cg.a_load_ref_reg(list, OS_S32, OS_S32, tmpref, reg.reghi); list.concat(taicpu.op_reg_ref(A_LW,reg.reghi,tmpref));
end; end;