paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-10-04 06:58:34 +02:00
Code Issues Packages Projects Releases Wiki Activity

* made PostPeepholeOptMov a function

Browse Source 
git-svn-id: trunk@37550 -
This commit is contained in:
florian 2017-11-04 19:10:12 +00:00
parent a7ea7fb569
commit 3097eaf8ee
3 changed files with 28 additions and 27 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
compiler/i386/aoptcpu.pas
View File

@ -1312,7 +1312,8 @@ begin
if PostPeepholeOptCmp(p) then
Continue;
A_MOV:
PostPeepholeOptMov(p);
if PostPeepholeOptMov(p) then
Continue;
A_MOVZX:
{ if register vars are on, it's possible there is code like }
{ "cmpl $3,%eax; movzbl 8(%ebp),%ebx; je .Lxxx" }

50
compiler/x86/aoptx86.pas
View File

@ -72,7 +72,7 @@ unit aoptx86;
function OptPass2Jmp(var p : tai) : boolean;
function OptPass2Jcc(var p : tai) : boolean;
procedure PostPeepholeOptMov(const p : tai);
function PostPeepholeOptMov(const p : tai) : Boolean;
function PostPeepholeOptCmp(var p : tai) : Boolean;
procedure OptReferences;
@ -2634,39 +2634,39 @@ unit aoptx86;
end;
procedure TX86AsmOptimizer.PostPeepholeOptMov(const p : tai);
begin
if (taicpu(p).oper[1]^.typ = Top_Reg) and
not(RegInUsedRegs(NR_DEFAULTFLAGS,UsedRegs)) then
function TX86AsmOptimizer.PostPeepholeOptMov(const p : tai) : Boolean;
begin
if (taicpu(p).oper[0]^.typ = top_const) then
Result:=false;
if (taicpu(p).oper[1]^.typ = Top_Reg) and
not(RegInUsedRegs(NR_DEFAULTFLAGS,UsedRegs)) then
begin
if (taicpu(p).oper[0]^.typ = top_const) then
begin
case taicpu(p).oper[0]^.val of
0:
begin
{ change "mov $0,%reg" into "xor %reg,%reg" }
taicpu(p).opcode := A_XOR;
taicpu(p).loadReg(0,taicpu(p).oper[1]^.reg);
end;
$1..$FFFFFFFF:
begin
{ Code size reduction by J. Gareth "Kit" Moreton }
{ change 64-bit register to 32-bit register to reduce code size (upper 32 bits will be set to zero) }
case taicpu(p).opsize of
S_Q:
begin
DebugMsg('Peephole Optimization: movq x,%reg -> movd x,%reg (x is a 32-bit constant)', p);
TRegisterRec(taicpu(p).oper[1]^.reg).subreg := R_SUBD;
taicpu(p).opsize := S_L;
case taicpu(p).oper[0]^.val of
0:
begin
{ change "mov $0,%reg" into "xor %reg,%reg" }
taicpu(p).opcode := A_XOR;
taicpu(p).loadReg(0,taicpu(p).oper[1]^.reg);
end;
$1..$FFFFFFFF:
begin
{ Code size reduction by J. Gareth "Kit" Moreton }
{ change 64-bit register to 32-bit register to reduce code size (upper 32 bits will be set to zero) }
case taicpu(p).opsize of
S_Q:
begin
DebugMsg('Peephole Optimization: movq x,%reg -> movd x,%reg (x is a 32-bit constant)', p);
TRegisterRec(taicpu(p).oper[1]^.reg).subreg := R_SUBD;
taicpu(p).opsize := S_L;
end;
end;
end;
end;
end;
end;
end;
end;
function TX86AsmOptimizer.PostPeepholeOptCmp(var p : tai) : Boolean;

2
compiler/x86_64/aoptcpu.pas
View File

@ -141,7 +141,7 @@ uses
begin
case taicpu(p).opcode of
A_MOV:
PostPeepholeOptMov(p);
Result:=PostPeepholeOptMov(p);
A_CMP:
Result:=PostPeepholeOptCmp(p);
end;