paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-08-11 09:26:15 +02:00
Code Issues Packages Projects Releases Wiki Activity

* fixed 64-bit AND/OR/XOR in tcgz80.a_op_reg_reg_internal

Browse Source 
git-svn-id: branches/z80@45005 -
This commit is contained in:
nickysn 2020-04-22 21:58:43 +00:00
parent e7f707cd78
commit 3d89d72621
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
compiler/z80/cgcpu.pas
View File

@ -856,11 +856,11 @@ unit cgcpu;
getcpuregister(list,NR_A); getcpuregister(list,NR_A);
for i:=1 to tcgsize2size[size] do for i:=1 to tcgsize2size[size] do
begin begin
if i<>1 then
NextSrcDst;
a_load_reg_reg(list,OS_8,OS_8,dst,NR_A); a_load_reg_reg(list,OS_8,OS_8,dst,NR_A);
list.concat(taicpu.op_reg_reg(topcg2asmop[op],NR_A,src)); list.concat(taicpu.op_reg_reg(topcg2asmop[op],NR_A,src));
a_load_reg_reg(list,OS_8,OS_8,NR_A,dst); a_load_reg_reg(list,OS_8,OS_8,NR_A,dst);
if i<>tcgsize2size[size] then
NextSrcDst;
end; end;
ungetcpuregister(list,NR_A); ungetcpuregister(list,NR_A);
end; end;