paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-08-12 16:29:21 +02:00
Code Issues Packages Projects Releases Wiki Activity

* shr and div fixed

Browse Source
This commit is contained in:
peter 2003-07-06 22:09:32 +00:00
parent e18f285edf
commit 3f97c26b4b
1 changed files with 20 additions and 21 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

41
compiler/sparc/ncpumat.pas
View File

@ -88,8 +88,7 @@ implementation
location_copy(location,left.location); location_copy(location,left.location);
{ put numerator in register } { put numerator in register }
location_force_reg(exprasmlist,left.location, location_force_reg(exprasmlist,left.location,def_cgsize(left.resulttype.def),true);
def_cgsize(left.resulttype.def),true);
location_copy(location,left.location); location_copy(location,left.location);
numerator := location.register; numerator := location.register;
resultreg := location.register; resultreg := location.register;
@ -141,27 +140,24 @@ implementation
{ the overflow flag (JM) } { the overflow flag (JM) }
op := divops[is_signed(right.resulttype.def), op := divops[is_signed(right.resulttype.def),
cs_check_overflow in aktlocalswitches]; cs_check_overflow in aktlocalswitches];
exprasmlist.concat(taicpu.op_reg_reg_reg(op,resultreg,numerator, exprasmlist.concat(taicpu.op_reg_reg_reg(op,numerator,divider,resultreg));
divider));
if (nodetype = modn) then if (nodetype = modn) then
begin begin
exprasmlist.concat(taicpu.op_reg_reg_reg(A_SMUL,resultreg, exprasmlist.concat(taicpu.op_reg_reg_reg(A_SMUL,resultreg,divider,resultreg));
divider,resultreg)); rg.UnGetRegisterInt(exprasmlist,divider);
exprasmlist.concat(taicpu.op_reg_reg_reg(A_SUB,location.register,numerator,resultreg));
{$ifdef newra}
rg.ungetregisterint(exprasmlist,resultreg);
{$else}
cg.free_scratch_reg(exprasmlist,resultreg);
{$endif}
resultreg := location.register;
end
else
rg.UnGetRegisterInt(exprasmlist,divider); rg.UnGetRegisterInt(exprasmlist,divider);
exprasmlist.concat(taicpu.op_reg_reg_reg(A_SUB,location.register,
numerator,resultreg));
{$ifdef newra}
rg.ungetregisterint(exprasmlist,resultreg);
{$else}
cg.free_scratch_reg(exprasmlist,resultreg);
{$endif}
resultreg := location.register;
end
else
rg.UnGetRegisterInt(exprasmlist,divider);
end; end;
{ free used registers } { free used registers }
if numerator.number <> resultreg.number then if numerator.number <> resultreg.number then
rg.ungetregisterint(exprasmlist,numerator); rg.ungetregisterint(exprasmlist,numerator);
{ set result location } { set result location }
@ -357,7 +353,10 @@ begin
end. end.
{ {
$Log$ $Log$
Revision 1.11 2003-06-12 16:43:07 peter Revision 1.12 2003-07-06 22:09:32 peter
* shr and div fixed
Revision 1.11 2003/06/12 16:43:07 peter
* newra compiles for sparc * newra compiles for sparc
Revision 1.10 2003/06/04 20:59:37 mazen Revision 1.10 2003/06/04 20:59:37 mazen