paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-04-06 00:47:52 +02:00
Code Issues Packages Projects Releases Wiki Activity

* fpcr and fpsr are 64 bit on aarch64

Browse Source 
git-svn-id: trunk@49346 -
This commit is contained in:
florian 2021-05-08 20:10:14 +00:00
parent ac9d2b3cc5
commit 4de8ca8393
1 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
rtl/aarch64/aarch64.inc
View File

@ -33,25 +33,25 @@ const
fpu_exception_mask = fpu_ioe or fpu_dze or fpu_ofe or fpu_ufe or fpu_ixe or fpu_ide;
fpu_exception_mask_to_status_mask_shift = 8;
function getfpcr: dword; nostackframe; assembler;
function getfpcr: qword; nostackframe; assembler;
asm
mrs x0,fpcr
end;
procedure setfpcr(val: dword); nostackframe; assembler;
procedure setfpcr(val: qword); nostackframe; assembler;
asm
msr fpcr,x0
end;
function getfpsr: dword; nostackframe; assembler;
function getfpsr: qword; nostackframe; assembler;
asm
mrs x0,fpsr
end;
procedure setfpsr(val: dword); nostackframe; assembler;
procedure setfpsr(val: qword); nostackframe; assembler;
asm
msr fpsr, x0
end;
@ -69,7 +69,7 @@ const
procedure RaisePendingExceptions;
var
fpsr : dword;
fpsr : qword;
f: TFPUException;
begin
fpsr:=getfpsr;
@ -96,7 +96,7 @@ procedure RaisePendingExceptions;
exceptions are not supported }
procedure fpc_throwfpuexception;[public,alias:'FPC_THROWFPUEXCEPTION'];
var
fpsr : dword;
fpsr : qword;
f: TFPUException;
begin
{ at this point, we know already, that an exception will be risen }