mirror of
https://gitlab.com/freepascal.org/fpc/source.git
synced 2025-09-28 17:19:18 +02:00
Use same features for riscv32 as for arm and xtensa CPUs
This commit is contained in:
parent
a75a5f9432
commit
53d273692a
@ -230,6 +230,7 @@
|
||||
-SfCOMMANDARGS
|
||||
-SfRANDOM
|
||||
-SfRESOURCES
|
||||
-SfPROCESSES
|
||||
#endif CPURISCV32
|
||||
|
||||
#ifdef CPURISCV64
|
||||
|
Loading…
Reference in New Issue
Block a user