paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-04-16 05:59:28 +02:00
Code Issues Packages Projects Releases Wiki Activity

+ AArch64 optimized version of a_load_subsetreg_subsetreg()

Browse Source 
git-svn-id: trunk@29962 -
This commit is contained in:
Jonas Maebe 2015-02-23 22:55:36 +00:00
parent 602853d40b
commit 555194a67b
1 changed files with 38 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

38
compiler/aarch64/hlcgcpu.pas
View File

@ -37,6 +37,7 @@ interface
type
thlcgaarch64 = class(thlcg2ll)
procedure a_load_subsetreg_reg(list: TAsmList; subsetsize, tosize: tdef; const sreg: tsubsetregister; destreg: tregister); override;
procedure a_load_subsetreg_subsetreg(list: TAsmlist; fromsubsetsize, tosubsetsize: tdef; const fromsreg, tosreg: tsubsetregister); override;
end;
procedure create_hlcodegen;
@ -87,6 +88,43 @@ implementation
end;
procedure thlcgaarch64.a_load_subsetreg_subsetreg(list: TAsmlist; fromsubsetsize, tosubsetsize: tdef; const fromsreg, tosreg: tsubsetregister);
var
fromreg, toreg: tregister;
procedure getfromtoregs;
begin
if (fromsreg.subsetregsize in [OS_S64,OS_64])<>
(tosreg.subsetregsize in [OS_S64,OS_64]) then
begin
fromreg:=cg.makeregsize(list,fromsreg.subsetreg,OS_64);
toreg:=cg.makeregsize(list,tosreg.subsetreg,OS_64);
end
else
begin
fromreg:=fromsreg.subsetreg;
toreg:=tosreg.subsetreg;
end;
end;
begin
if (tosreg.startbit=0) and
(fromsreg.bitlen>=tosreg.bitlen) then
begin
getfromtoregs;
list.concat(taicpu.op_reg_reg_const_const(A_BFXIL,toreg,fromreg,fromsreg.startbit,tosreg.bitlen))
end
else if (fromsreg.startbit=0) and
(fromsreg.bitlen>=tosreg.bitlen) then
begin
getfromtoregs;
list.concat(taicpu.op_reg_reg_const_const(A_BFI,toreg,fromreg,tosreg.startbit,tosreg.bitlen))
end
else
inherited;
end;
procedure create_hlcodegen;
begin
hlcg:=thlcgaarch64.create;