paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-08-11 12:25:59 +02:00
Code Issues Packages Projects Releases Wiki Activity

m68k: enabled the mul to shift+sub/add optimizations for 68000

Browse Source 
git-svn-id: trunk@34762 -
This commit is contained in:
Károly Balogh 2016-10-23 23:46:32 +00:00
parent 4620d9b22c
commit 57e6cef18b
1 changed files with 6 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
compiler/m68k/cgcpu.pas
View File

@ -1192,13 +1192,12 @@ unit cgcpu;
end end
else else
{ Fallback branch, plain 68000 for now } { Fallback branch, plain 68000 for now }
{ FIX ME: this is slow as hell, but original 68000 doesn't have 32x32 -> 32bit MUL (KB) } if not optimize_const_mul_to_shift_sub_add(list, 5, a, size, reg) then
{ TODO: verify mul to shift+sub/add results and enable this } { FIX ME: this is slow as hell, but original 68000 doesn't have 32x32 -> 32bit MUL (KB) }
// if not optimize_const_mul_to_shift_sub_add(list, 5, a, size, reg) then if op = OP_MUL then
if op = OP_MUL then call_rtl_mul_const_reg(list, size, a, reg,'fpc_mul_dword')
call_rtl_mul_const_reg(list, size, a, reg,'fpc_mul_dword') else
else call_rtl_mul_const_reg(list, size, a, reg,'fpc_mul_longint');
call_rtl_mul_const_reg(list, size, a, reg,'fpc_mul_longint');
end; end;
end; end;
OP_ROL, OP_ROL,