mirror of
https://gitlab.com/freepascal.org/fpc/source.git
synced 2025-08-28 15:40:22 +02:00
* fix generic cpu compile
This commit is contained in:
parent
c93724ab47
commit
617c5a02f5
@ -184,6 +184,9 @@ uses
|
|||||||
NewReg,OldReg : TVectorRegs;
|
NewReg,OldReg : TVectorRegs;
|
||||||
InDraw : boolean;
|
InDraw : boolean;
|
||||||
GDBCount : longint;
|
GDBCount : longint;
|
||||||
|
{$ifndef cpu_known}
|
||||||
|
UseInfoVector : boolean;
|
||||||
|
{$endif not cpu_known}
|
||||||
first : boolean;
|
first : boolean;
|
||||||
constructor Init(var Bounds: TRect);
|
constructor Init(var Bounds: TRect);
|
||||||
procedure Draw;virtual;
|
procedure Draw;virtual;
|
||||||
@ -1237,7 +1240,7 @@ Const
|
|||||||
|
|
||||||
function GetVectorRegs(var rs : TVectorRegs
|
function GetVectorRegs(var rs : TVectorRegs
|
||||||
{$ifndef cpu_known}
|
{$ifndef cpu_known}
|
||||||
; UseInfoFloat : boolean
|
; UseInfoVector : boolean
|
||||||
{$endif not cpu_known}
|
{$endif not cpu_known}
|
||||||
) : boolean;
|
) : boolean;
|
||||||
|
|
||||||
@ -1257,12 +1260,12 @@ Const
|
|||||||
GetVectorRegs:=false;
|
GetVectorRegs:=false;
|
||||||
{$ifndef NODEBUG}
|
{$ifndef NODEBUG}
|
||||||
{$ifndef cpu_known}
|
{$ifndef cpu_known}
|
||||||
if UseInfoFloat then
|
if UseInfoVector then
|
||||||
begin
|
begin
|
||||||
Debugger^.Command('info vector');
|
Debugger^.Command('info vector');
|
||||||
if Debugger^.Error then
|
if Debugger^.Error then
|
||||||
begin
|
begin
|
||||||
UseInfofloat:=false;
|
UseInfoVector:=false;
|
||||||
Debugger^.Command('info all');
|
Debugger^.Command('info all');
|
||||||
end;
|
end;
|
||||||
end
|
end
|
||||||
@ -1291,7 +1294,7 @@ Const
|
|||||||
if assigned(p1) then
|
if assigned(p1) then
|
||||||
begin
|
begin
|
||||||
strlcopy(buffer,p,p1-p);
|
strlcopy(buffer,p,p1-p);
|
||||||
rs.freg[i]:=ExtractTabs(strpas(buffer),8);
|
rs.vreg[i]:=ExtractTabs(strpas(buffer),8);
|
||||||
if i<MaxRegs-1 then
|
if i<MaxRegs-1 then
|
||||||
inc(i);
|
inc(i);
|
||||||
end;
|
end;
|
||||||
@ -1367,7 +1370,7 @@ Const
|
|||||||
FillChar(NewReg,Sizeof(newreg),#0);
|
FillChar(NewReg,Sizeof(newreg),#0);
|
||||||
GDBCount:=-1;
|
GDBCount:=-1;
|
||||||
{$ifndef cpu_known}
|
{$ifndef cpu_known}
|
||||||
UseInfoFloat:=true;
|
UseInfoVector:=true;
|
||||||
{$endif not cpu_known}
|
{$endif not cpu_known}
|
||||||
end;
|
end;
|
||||||
|
|
||||||
@ -1417,7 +1420,7 @@ Const
|
|||||||
OldReg:=NewReg;
|
OldReg:=NewReg;
|
||||||
OK:=GetVectorRegs(rs
|
OK:=GetVectorRegs(rs
|
||||||
{$ifndef cpu_known}
|
{$ifndef cpu_known}
|
||||||
,UseInfoFloat
|
,UseInfoVector
|
||||||
{$endif not cpu_known}
|
{$endif not cpu_known}
|
||||||
);
|
);
|
||||||
NewReg:=rs;
|
NewReg:=rs;
|
||||||
@ -1469,8 +1472,8 @@ Const
|
|||||||
{$else not cpu_known}
|
{$else not cpu_known}
|
||||||
for i:=0 to MaxRegs-1 do
|
for i:=0 to MaxRegs-1 do
|
||||||
begin
|
begin
|
||||||
SetColor(rs.freg[i],OldReg.freg[i]);
|
SetColor(rs.vreg[i],OldReg.vreg[i]);
|
||||||
WriteStr(1,i,rs.freg[i],color);
|
WriteStr(1,i,rs.vreg[i],color);
|
||||||
end;
|
end;
|
||||||
{$endif cpu_known}
|
{$endif cpu_known}
|
||||||
end
|
end
|
||||||
@ -1635,7 +1638,10 @@ end.
|
|||||||
|
|
||||||
{
|
{
|
||||||
$Log$
|
$Log$
|
||||||
Revision 1.9 2005-01-16 00:26:43 florian
|
Revision 1.10 2005-02-03 22:18:08 peter
|
||||||
|
* fix generic cpu compile
|
||||||
|
|
||||||
|
Revision 1.9 2005/01/16 00:26:43 florian
|
||||||
+ all sparc registers are displayed now
|
+ all sparc registers are displayed now
|
||||||
+ more sophisticated coloring of changed registers
|
+ more sophisticated coloring of changed registers
|
||||||
|
|
||||||
|
Loading…
Reference in New Issue
Block a user