paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-09-13 10:09:23 +02:00
Code Issues Packages Projects Releases Wiki Activity

* patch by Nico Erfurth: Better support for PLD on ARM

Browse Source 
git-svn-id: trunk@21572 -
This commit is contained in:
florian 2012-06-09 17:28:05 +00:00
parent 3db61ae52d
commit 64ac48c815
1 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
compiler/arm/aoptcpu.pas
View File

@ -66,6 +66,7 @@ Implementation
result:= result:=
(p.typ=ait_instruction) and (p.typ=ait_instruction) and
(taicpu(p).condition=C_None) and (taicpu(p).condition=C_None) and
(taicpu(p).opcode<>A_PLD) and
((taicpu(p).opcode<>A_BLX) or ((taicpu(p).opcode<>A_BLX) or
(taicpu(p).oper[0]^.typ=top_reg)); (taicpu(p).oper[0]^.typ=top_reg));
end; end;
@ -140,7 +141,7 @@ Implementation
case p.opcode of case p.opcode of
{ These operands do not write into a register at all } { These operands do not write into a register at all }
A_CMP, A_CMN, A_TST, A_TEQ, A_B, A_BL, A_BX, A_BLX, A_SWI, A_MSR: A_CMP, A_CMN, A_TST, A_TEQ, A_B, A_BL, A_BX, A_BLX, A_SWI, A_MSR, A_PLD:
exit; exit;
{Take care of post/preincremented store and loads, they will change their base register} {Take care of post/preincremented store and loads, they will change their base register}
A_STR, A_LDR: A_STR, A_LDR:
@ -193,8 +194,9 @@ Implementation
i:=1; i:=1;
{For these instructions we have to start on oper[0]} {For these instructions we have to start on oper[0]}
if (p.opcode in [A_STR, A_CMP, A_CMN, A_TST, A_TEQ, if (p.opcode in [A_STR, A_LDM, A_STM, A_PLD,
A_B, A_BL, A_BX, A_BLX, A_LDM, A_CMP, A_CMN, A_TST, A_TEQ,
A_B, A_BL, A_BX, A_BLX,
A_SMLAL, A_UMLAL]) then i:=0; A_SMLAL, A_UMLAL]) then i:=0;
while(i<p.ops) do while(i<p.ops) do