paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-04-19 20:39:25 +02:00
Code Issues Packages Projects Releases Wiki Activity

* improve RiscV assembler optimizer

Browse Source
This commit is contained in:
florian 2024-10-03 22:56:47 +02:00
parent 42f15792ec
commit 683b566cb7
1 changed files with 12 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
compiler/riscv/aoptcpurv.pas
View File

@ -332,7 +332,11 @@ implementation
(taicpu(p).oper[2]^.typ=top_const) and
(taicpu(p).oper[2]^.val=0) and
GetNextInstructionUsingReg(p, hp1, taicpu(p).oper[0]^.reg) and
MatchInstruction(hp1, [A_SUB,A_ADD,A_SLL,A_SLT,A_AND,A_OR{$ifdef riscv64}{$endif}]) and
MatchInstruction(hp1, [A_SUB,A_ADD,A_SLL,A_SRL,A_SLT,A_AND,A_OR,
A_ADDI,A_ANDI,A_ORI,A_SRAI,A_SRLI,A_SLLI,A_XORI
{$ifdef riscv64},A_ADDIW,A_SLLIW,A_SRLIW,A_SRAIW,
A_ADDW,A_SLLW,A_SRLW,A_SUBW,A_SRAW{$endif}]
) and
(taicpu(hp1).ops=3) and
(MatchOperand(taicpu(p).oper[0]^,taicpu(hp1).oper[2]^) or MatchOperand(taicpu(p).oper[0]^,taicpu(hp1).oper[1]^)) and
(not RegModifiedBetween(taicpu(p).oper[1]^.reg, p,hp1)) and
@ -622,6 +626,13 @@ implementation
RemoveInstr(p);
result:=true;
end
else if (taicpu(p).oper[2]^.val=0) then
begin
{ this enables further optimizations }
DebugMsg('Peephole S*LI x,y,0 to addi performed', p);
taicpu(p).opcode:=A_ADDI;
result:=true;
end
else
result:=OptPass1OP(p);
end;