mirror of
https://gitlab.com/freepascal.org/fpc/source.git
synced 2025-08-18 03:09:11 +02:00
* fixed second_sqr_real (mainly for regvars)
This commit is contained in:
parent
7ac68f6283
commit
69382ab923
@ -109,7 +109,7 @@ implementation
|
|||||||
location.loc:=LOC_FPUREGISTER;
|
location.loc:=LOC_FPUREGISTER;
|
||||||
load_fpu_location;
|
load_fpu_location;
|
||||||
exprasmlist.concat(taicpu.op_reg_reg_reg(A_FMUL,location.register,
|
exprasmlist.concat(taicpu.op_reg_reg_reg(A_FMUL,location.register,
|
||||||
location.register,left.location.register));
|
left.location.register,left.location.register));
|
||||||
end;
|
end;
|
||||||
|
|
||||||
|
|
||||||
@ -150,7 +150,10 @@ begin
|
|||||||
end.
|
end.
|
||||||
{
|
{
|
||||||
$Log$
|
$Log$
|
||||||
Revision 1.13 2004-02-03 22:32:54 peter
|
Revision 1.14 2004-05-31 11:57:48 jonas
|
||||||
|
* fixed second_sqr_real (mainly for regvars)
|
||||||
|
|
||||||
|
Revision 1.13 2004/02/03 22:32:54 peter
|
||||||
* renamed xNNbittype to xNNinttype
|
* renamed xNNbittype to xNNinttype
|
||||||
* renamed registers32 to registersint
|
* renamed registers32 to registersint
|
||||||
* replace some s32bit,u32bit with torddef([su]inttype).def.typ
|
* replace some s32bit,u32bit with torddef([su]inttype).def.typ
|
||||||
|
Loading…
Reference in New Issue
Block a user