paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-04-16 14:20:05 +02:00
Code Issues Packages Projects Releases Wiki Activity

* Xtensa: make use of divide extension if available

Browse Source 
git-svn-id: trunk@46545 -
This commit is contained in:
florian 2020-08-22 18:00:25 +00:00
parent 31cb670b20
commit 6f222e276e
2 changed files with 43 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
compiler/xtensa/cpuinfo.pas
View File

@ -138,7 +138,8 @@ Const
CPUXTENSA_REGWINDOW,
CPUXTENSA_HAS_SEXT,
CPUXTENSA_HAS_BOOLEAN_OPTION,
CPUXTENSA_HAS_MUL32HIGH
CPUXTENSA_HAS_MUL32HIGH,
CPUXTENSA_HAS_DIV
);
tfpuflags =
@ -152,7 +153,7 @@ Const
(
{ cpu_none } [],
{ cpu_lx106 } [],
{ cpu_lx6 } [CPUXTENSA_REGWINDOW, CPUXTENSA_HAS_SEXT, CPUXTENSA_HAS_BOOLEAN_OPTION, CPUXTENSA_HAS_MUL32HIGH]
{ cpu_lx6 } [CPUXTENSA_REGWINDOW, CPUXTENSA_HAS_SEXT, CPUXTENSA_HAS_BOOLEAN_OPTION, CPUXTENSA_HAS_MUL32HIGH, CPUXTENSA_HAS_DIV]
);
fpu_capabilities : array[tfputype] of set of tfpuflags =

47
compiler/xtensa/ncpumat.pas
View File

@ -26,11 +26,13 @@ unit ncpumat;
interface
uses
node,nmat,ncgmat;
cgbase,node,nmat,ncgmat;
type
tcpumoddivnode = class(tmoddivnode)
procedure pass_generate_code;override;
tcpumoddivnode = class(tcgmoddivnode)
function first_moddivint: tnode; override;
procedure emit_div_reg_reg(signed: boolean; denum, num: tregister); override;
procedure emit_mod_reg_reg(signed: boolean; denum, num: tregister); override;
end;
tcpunotnode = class(tcgnotnode)
@ -54,7 +56,7 @@ implementation
aasmbase,aasmcpu,aasmtai,aasmdata,
defutil,
symtype,symconst,symtable,
cgbase,cgobj,hlcgobj,cgutils,
cgobj,hlcgobj,cgutils,
pass_2,procinfo,
ncon,ncnv,ncal,ninl,
cpubase,cpuinfo,
@ -65,11 +67,42 @@ implementation
TCPUMODDIVNODE
*****************************************************************************}
procedure tcpumoddivnode.pass_generate_code;
procedure tcpumoddivnode.emit_div_reg_reg(signed: boolean; denum, num: tregister);
var
op: TAsmOp;
begin
location.loc:=LOC_REGISTER;
if signed then
op:=A_QUOS
else
op:=A_QUOU;
current_asmdata.CurrAsmList.Concat(taicpu.op_reg_reg_reg(op,num,num,denum));
end;
procedure tcpumoddivnode.emit_mod_reg_reg(signed: boolean; denum, num: tregister);
var
op: TAsmOp;
begin
if signed then
op:=A_REMS
else
op:=A_REMU;
current_asmdata.CurrAsmList.Concat(taicpu.op_reg_reg_reg(op,num,num,denum));
end;
function tcpumoddivnode.first_moddivint: tnode;
begin
if (not is_64bitint(resultdef)) and
(CPUXTENSA_HAS_DIV in cpu_capabilities[current_settings.cputype]) then
Result:=nil
else
result:=inherited;
end;
{*****************************************************************************
TCPUNOTNODE
*****************************************************************************}
@ -92,7 +125,7 @@ implementation
end;
{*****************************************************************************
TARMUNARYMINUSNODE
TXTENSAUNARYMINUSNODE
*****************************************************************************}
function tcpuunaryminusnode.pass_1: tnode;