Use same features for riscv32 as for arm and xtensa CPUs

This commit is contained in:
Pierre Muller 2023-05-23 22:38:54 +02:00
parent c38cc828e8
commit 6f3582954c

View File

@ -230,6 +230,7 @@
-SfCOMMANDARGS
-SfRANDOM
-SfRESOURCES
-SfPROCESSES
#endif CPURISCV32
#ifdef CPURISCV64