paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-04-20 17:49:27 +02:00
Code Issues Packages Projects Releases Wiki Activity

* fix vecnode code that caused to much register conflicts

Browse Source
This commit is contained in:
peter 2003-10-21 15:13:27 +00:00
parent 925bc3bbad
commit 77c5f6485d
1 changed files with 9 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
compiler/i386/n386mem.pas
View File

@ -90,6 +90,7 @@ implementation
procedure ti386vecnode.update_reference_reg_mul(reg:tregister;l:aword);
var
l2 : integer;
hreg : tregister;
begin
{ Optimized for x86 to use the index register and scalefactor }
if location.reference.index=NR_NO then
@ -107,9 +108,10 @@ implementation
end
else
begin
cg.ungetregister(exprasmlist,location.reference.base);
cg.a_loadaddr_ref_reg(exprasmlist,location.reference,location.reference.index);
reference_reset_base(location.reference,location.reference.index,0);
cg.ungetreference(exprasmlist,location.reference);
hreg := cg.getaddressregister(exprasmlist);
cg.a_loadaddr_ref_reg(exprasmlist,location.reference,hreg);
reference_reset_base(location.reference,hreg,0);
end;
{ insert the new index register and scalefactor or
do the multiplication manual }
@ -142,7 +144,10 @@ begin
end.
{
$Log$
Revision 1.58 2003-10-10 17:48:14 peter
Revision 1.59 2003-10-21 15:13:27 peter
* fix vecnode code that caused to much register conflicts
Revision 1.58 2003/10/10 17:48:14 peter
* old trgobj moved to x86/rgcpu and renamed to trgx86fpu
* tregisteralloctor renamed to trgobj
* removed rgobj from a lot of units