paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-04-22 19:29:24 +02:00
Code Issues Packages Projects Releases Wiki Activity

+ initial implementation of aarch64 register allocator

Browse Source 
git-svn-id: trunk@29864 -
This commit is contained in:
Jonas Maebe 2015-02-23 22:50:01 +00:00
parent 1c8eb58792
commit 7fa414f7f1
2 changed files with 101 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
.gitattributes vendored
View File

@ -31,6 +31,7 @@ compiler/aarch64/ra64sri.inc svneol=native#text/plain
compiler/aarch64/ra64sta.inc svneol=native#text/plain
compiler/aarch64/ra64std.inc svneol=native#text/plain
compiler/aarch64/ra64sup.inc svneol=native#text/plain
compiler/aarch64/rgcpu.pas svneol=native#text/plain
compiler/aarch64/symcpu.pas svneol=native#text/plain
compiler/aasmbase.pas svneol=native#text/plain
compiler/aasmdata.pas svneol=native#text/plain

100
compiler/aarch64/rgcpu.pas Normal file
View File

@ -0,0 +1,100 @@
{
Copyright (c) 1998-2002 by Florian Klaempfl
This unit implements the SPARC specific class for the register
allocator
This program is free software; you can redistribute it and/or modify
it under the terms of the GNU General Public License as published by
the Free Software Foundation; either version 2 of the License, or
(at your option) any later version.
This program is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
GNU General Public License for more details.
You should have received a copy of the GNU General Public License
along with this program; if not, write to the Free Software
Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
****************************************************************************}
unit rgcpu;
{$i fpcdefs.inc}
interface
uses
aasmbase,aasmcpu,aasmtai,aasmdata,
cgbase,cgutils,
cpubase,
globtype,
rgobj;
type
trgcpu=class(trgobj)
procedure do_spill_read(list:TAsmList;pos:tai;const spilltemp:treference;tempreg:tregister);override;
procedure do_spill_written(list:TAsmList;pos:tai;const spilltemp:treference;tempreg:tregister);override;
protected
procedure do_spill_op(list: tasmlist; op: tasmop; pos: tai; const spilltemp: treference; tempreg: tregister);
end;
implementation
uses
verbose,cutils,
cgobj;
procedure trgcpu.do_spill_read(list:TAsmList;pos:tai;const spilltemp:treference;tempreg:tregister);
begin
do_spill_op(list,A_LDR,pos,spilltemp,tempreg);
end;
procedure trgcpu.do_spill_written(list:TAsmList;pos:tai;const spilltemp:treference;tempreg:tregister);
begin
do_spill_op(list,A_STR,pos,spilltemp,tempreg);
end;
procedure trgcpu.do_spill_op(list: tasmlist; op: tasmop; pos: tai; const spilltemp: treference; tempreg: tregister);
var
helpins : tai;
tmpref : treference;
helplist : TAsmList;
hreg : tregister;
isload : boolean;
begin
isload:=op=A_LDR;
{ offset out of range for regular load/store? }
if simple_ref_type(op,reg_cgsize(tempreg),PF_None,spilltemp)<>sr_simple then
begin
helplist:=TAsmList.create;
if getregtype(tempreg)=R_INTREGISTER then
hreg:=tempreg
else
hreg:=cg.getaddressregister(helplist);
cg.a_load_const_reg(helplist,OS_ADDR,spilltemp.offset,hreg);
reference_reset_base(tmpref,spilltemp.base,0,sizeof(pint));
tmpref.index:=hreg;
if isload then
helpins:=spilling_create_load(tmpref,tempreg)
else
helpins:=spilling_create_store(tempreg,tmpref);
helplist.concat(helpins);
add_cpu_interferences(helpins);
list.insertlistafter(pos,helplist);
helplist.free;
end
else if isload then
inherited do_spill_read(list,pos,spilltemp,tempreg)
else
inherited do_spill_written(list,pos,spilltemp,tempreg)
end;
end.