mirror of
https://gitlab.com/freepascal.org/fpc/source.git
synced 2025-08-11 21:29:42 +02:00
Fix encoding of shifterops for ARM dataprocessing instructions.
git-svn-id: branches/laksen/armiw@29348 -
This commit is contained in:
parent
c284d8f6ba
commit
97fdfc942b
@ -2558,7 +2558,7 @@ implementation
|
||||
if (op+1<opercnt) and (oper[op+1]^.typ=top_shifterop) then
|
||||
with oper[op+1]^.shifterop^ do
|
||||
begin
|
||||
bytes:=bytes or (shiftimm shl 7);
|
||||
bytes:=bytes or ((shiftimm and $1F) shl 7);
|
||||
if shiftmode<>SM_RRX then
|
||||
bytes:=bytes or (ord(shiftmode) - ord(SM_LSL)) shl 5
|
||||
else
|
||||
|
Loading…
Reference in New Issue
Block a user