* use byte sized instead of word sized memory operations on the fpu control

word in fpc_frac_real, fpc_int_real and fpc_trunc_real, because the byte sized
  ones are faster on the i8088, due to the 8-bit bus

git-svn-id: trunk@26214 -
This commit is contained in:
nickysn 2013-12-10 21:16:35 +00:00
parent 4871a7b1c9
commit a68b9fd01f

View File

@ -139,15 +139,15 @@
sub sp, 2 sub sp, 2
fnstcw [bp-2] fnstcw [bp-2]
fwait fwait
mov cx, [bp-2] mov cl, [bp-1]
or word [bp-2], $0f00 or byte [bp-1], $0f
fldcw [bp-2] fldcw [bp-2]
fld tbyte [d] fld tbyte [d]
frndint frndint
fld tbyte [d] fld tbyte [d]
fsub st, st(1) fsub st, st(1)
fstp st(1) fstp st(1)
mov [bp-2], cx mov [bp-1], cl
fldcw [bp-2] fldcw [bp-2]
end; end;
@ -157,14 +157,14 @@
sub sp, 2 sub sp, 2
fnstcw [bp-2] fnstcw [bp-2]
fwait fwait
mov cx, word [bp-2] mov cl, byte [bp-1]
or word [bp-2], $0f00 or byte [bp-1], $0f
fldcw [bp-2] fldcw [bp-2]
fwait fwait
fld tbyte [d] fld tbyte [d]
frndint frndint
fwait fwait
mov word [bp-2], cx mov byte [bp-1], cl
fldcw [bp-2] fldcw [bp-2]
end; end;
@ -174,10 +174,10 @@
sub sp, 10 sub sp, 10
fld tbyte [d] fld tbyte [d]
fnstcw [bp-10] fnstcw [bp-10]
mov cx, [bp-10] mov cl, [bp-9]
or word [bp-10], $0f00 or byte [bp-9], $0f
fldcw [bp-10] fldcw [bp-10]
mov [bp-10], cx mov [bp-9], cl
fistp qword [bp-8] fistp qword [bp-8]
fldcw [bp-10] fldcw [bp-10]
fwait fwait