paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-11-23 09:29:27 +01:00
Code Issues Packages Projects Releases Wiki Activity

+ more a_param_* implemented

Browse Source 
git-svn-id: trunk@5792 -
This commit is contained in:
Károly Balogh 2007-01-02 22:11:52 +00:00
parent 15ed6ed527
commit abcf865224
1 changed files with 55 additions and 27 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

82
compiler/m68k/cgcpu.pas
View File

@ -53,6 +53,8 @@ unit cgcpu;
procedure a_load_reg_ref(list : TAsmList;fromsize,tosize : tcgsize;register : tregister;const ref : treference);override; procedure a_load_reg_ref(list : TAsmList;fromsize,tosize : tcgsize;register : tregister;const ref : treference);override;
procedure a_load_reg_reg(list : TAsmList;fromsize,tosize : tcgsize;reg1,reg2 : tregister);override; procedure a_load_reg_reg(list : TAsmList;fromsize,tosize : tcgsize;reg1,reg2 : tregister);override;
procedure a_load_ref_reg(list : TAsmList;fromsize,tosize : tcgsize;const ref : treference;register : tregister);override; procedure a_load_ref_reg(list : TAsmList;fromsize,tosize : tcgsize;const ref : treference;register : tregister);override;
procedure a_load_ref_ref(list : TAsmList;fromsize,tosize : tcgsize;const sref : treference;const dref : treference);override;
procedure a_loadaddr_ref_reg(list : TAsmList;const ref : treference;r : tregister);override; procedure a_loadaddr_ref_reg(list : TAsmList;const ref : treference;r : tregister);override;
procedure a_loadfpu_reg_reg(list: TAsmList; size: tcgsize; reg1, reg2: tregister); override; procedure a_loadfpu_reg_reg(list: TAsmList; size: tcgsize; reg1, reg2: tregister); override;
procedure a_loadfpu_ref_reg(list: TAsmList; size: tcgsize; const ref: treference; reg: tregister); override; procedure a_loadfpu_ref_reg(list: TAsmList; size: tcgsize; const ref: treference; reg: tregister); override;
@ -231,22 +233,28 @@ unit cgcpu;
procedure tcg68k.a_param_reg(list : TAsmList;size : tcgsize;r : tregister;const cgpara : tcgpara); procedure tcg68k.a_param_reg(list : TAsmList;size : tcgsize;r : tregister;const cgpara : tcgpara);
var var
pushsize : tcgsize; pushsize : tcgsize;
ref : treference;
begin begin
writeln('a_param_reg'); writeln('a_param_reg');
{
check_register_size(size,r); { it's probably necessary to port this from x86 later, or provide an m68k solution (KB) }
if use_push(cgpara) then {$WARNING FIX ME! check_register_size()}
// check_register_size(size,r);
{ remove "not" to trigger the location bug (KB) }
if not use_push(cgpara) then
begin begin
cgpara.check_simple_location; cgpara.check_simple_location;
if tcgsize2size[cgpara.location^.size]>cgpara.alignment then if tcgsize2size[cgpara.location^.size]>cgpara.alignment then
pushsize:=cgpara.location^.size pushsize:=cgpara.location^.size
else else
pushsize:=int_cgsize(cgpara.alignment); pushsize:=int_cgsize(cgpara.alignment);
list.concat(taicpu.op_reg(A_PUSH,tcgsize2opsize[pushsize],makeregsize(list,r,pushsize)));
reference_reset_base(ref, NR_STACK_POINTER_REG, 0);
ref.direction := dir_dec;
list.concat(taicpu.op_reg_ref(A_MOVE,tcgsize2opsize[pushsize],makeregsize(list,r,pushsize),ref));
end end
else else
} inherited a_param_reg(list,size,r,cgpara);
// inherited a_param_reg(list,size,r,cgpara);
end; end;
@ -276,19 +284,22 @@ unit cgcpu;
procedure tcg68k.a_param_ref(list : TAsmList;size : tcgsize;const r : treference;const cgpara : tcgpara); procedure tcg68k.a_param_ref(list : TAsmList;size : tcgsize;const r : treference;const cgpara : tcgpara);
(*
procedure pushdata(paraloc:pcgparalocation;ofs:aint); procedure pushdata(paraloc:pcgparalocation;ofs:aint);
var var
pushsize : tcgsize; pushsize : tcgsize;
tmpreg : tregister; tmpreg : tregister;
href : treference; href : treference;
ref : treference;
begin begin
if not assigned(paraloc) then if not assigned(paraloc) then
exit; exit;
if (paraloc^.loc<>LOC_REFERENCE) or {$WARNING FIX ME!!! this also triggers location bug }
{if (paraloc^.loc<>LOC_REFERENCE) or
(paraloc^.reference.index<>NR_STACK_POINTER_REG) or (paraloc^.reference.index<>NR_STACK_POINTER_REG) or
(tcgsize2size[paraloc^.size]>sizeof(aint)) then (tcgsize2size[paraloc^.size]>sizeof(aint)) then
internalerror(200501162); internalerror(200501162);}
{ Pushes are needed in reverse order, add the size of the { Pushes are needed in reverse order, add the size of the
current location to the offset where to load from. This current location to the offset where to load from. This
prevents wrong calculations for the last location when prevents wrong calculations for the last location when
@ -302,24 +313,29 @@ unit cgcpu;
pushsize:=paraloc^.size pushsize:=paraloc^.size
else else
pushsize:=int_cgsize(cgpara.alignment); pushsize:=int_cgsize(cgpara.alignment);
reference_reset_base(ref, NR_STACK_POINTER_REG, 0);
ref.direction := dir_dec;
if tcgsize2size[paraloc^.size]<cgpara.alignment then if tcgsize2size[paraloc^.size]<cgpara.alignment then
begin begin
tmpreg:=getintregister(list,pushsize); tmpreg:=getintregister(list,pushsize);
a_load_ref_reg(list,paraloc^.size,pushsize,href,tmpreg); a_load_ref_reg(list,paraloc^.size,pushsize,href,tmpreg);
list.concat(taicpu.op_reg(A_PUSH,TCgsize2opsize[pushsize],tmpreg)); list.concat(taicpu.op_reg_ref(A_MOVE,tcgsize2opsize[pushsize],tmpreg,ref));
end end
else else
list.concat(taicpu.op_ref(A_PUSH,TCgsize2opsize[pushsize],href)); list.concat(taicpu.op_ref_ref(A_MOVE,tcgsize2opsize[pushsize],href,ref));
end; end;
*)
var var
len : aint; len : aint;
href : treference; href : treference;
begin begin
writeln('a_param_ref'); writeln('a_param_ref');
{
{ cgpara.size=OS_NO requires a copy on the stack } { cgpara.size=OS_NO requires a copy on the stack }
if use_push(cgpara) then { remove "not" to trigger the location bug (KB) }
if not use_push(cgpara) then
begin begin
{ Record copy? } { Record copy? }
if (cgpara.size in [OS_NO,OS_F64]) or (size=OS_NO) then if (cgpara.size in [OS_NO,OS_F64]) or (size=OS_NO) then
@ -340,7 +356,6 @@ unit cgcpu;
end end
end end
else else
}
inherited a_param_ref(list,size,r,cgpara); inherited a_param_ref(list,size,r,cgpara);
end; end;
@ -353,36 +368,35 @@ unit cgcpu;
writeln('a_paramaddr_ref'); writeln('a_paramaddr_ref');
with r do with r do
begin begin
{ { i suppose this is not required for m68k (KB) }
if (segment<>NR_NO) then // if (segment<>NR_NO) then
cgmessage(cg_e_cant_use_far_pointer_there); // cgmessage(cg_e_cant_use_far_pointer_there);
if use_push(cgpara) then if not use_push(cgpara) then
begin begin
cgpara.check_simple_location; cgpara.check_simple_location;
opsize:=tcgsize2opsize[OS_ADDR]; opsize:=tcgsize2opsize[OS_ADDR];
if (segment=NR_NO) and (base=NR_NO) and (index=NR_NO) then if (segment=NR_NO) and (base=NR_NO) and (index=NR_NO) then
begin begin
if assigned(symbol) then if assigned(symbol) then
list.concat(Taicpu.Op_sym_ofs(A_PUSH,opsize,symbol,offset)) // list.concat(Taicpu.Op_sym_ofs(A_PUSH,opsize,symbol,offset))
else else;
list.concat(Taicpu.Op_const(A_PUSH,opsize,offset)); // list.concat(Taicpu.Op_const(A_PUSH,opsize,offset));
end end
else if (segment=NR_NO) and (base=NR_NO) and (index<>NR_NO) and else if (segment=NR_NO) and (base=NR_NO) and (index<>NR_NO) and
(offset=0) and (scalefactor=0) and (symbol=nil) then (offset=0) and (scalefactor=0) and (symbol=nil) then
list.concat(Taicpu.Op_reg(A_PUSH,opsize,index)) // list.concat(Taicpu.Op_reg(A_PUSH,opsize,index))
else if (segment=NR_NO) and (base<>NR_NO) and (index=NR_NO) and else if (segment=NR_NO) and (base<>NR_NO) and (index=NR_NO) and
(offset=0) and (symbol=nil) then (offset=0) and (symbol=nil) then
list.concat(Taicpu.Op_reg(A_PUSH,opsize,base)) // list.concat(Taicpu.Op_reg(A_PUSH,opsize,base))
else else
begin begin
tmpreg:=getaddressregister(list); tmpreg:=getaddressregister(list);
a_loadaddr_ref_reg(list,r,tmpreg); a_loadaddr_ref_reg(list,r,tmpreg);
list.concat(taicpu.op_reg(A_PUSH,opsize,tmpreg)); // list.concat(taicpu.op_reg(A_PUSH,opsize,tmpreg));
end; end;
end end
else else
} inherited a_paramaddr_ref(list,r,cgpara);
// inherited a_paramaddr_ref(list,r,cgpara);
end; end;
end; end;
@ -485,6 +499,20 @@ unit cgcpu;
end; end;
procedure tcg68k.a_load_ref_ref(list : TAsmList;fromsize,tosize : tcgsize;const sref : treference;const dref : treference);
var
aref: treference;
bref: treference;
begin
aref := sref;
bref := dref;
fixref(list,aref);
fixref(list,bref);
writeln('a_load_ref_ref');
list.concat(taicpu.op_ref_ref(A_MOVE,TCGSize2OpSize[fromsize],aref,bref));
end;
procedure tcg68k.a_load_reg_reg(list : TAsmList;fromsize,tosize : tcgsize;reg1,reg2 : tregister); procedure tcg68k.a_load_reg_reg(list : TAsmList;fromsize,tosize : tcgsize;reg1,reg2 : tregister);
begin begin
{ move to destination register } { move to destination register }