paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-07-31 22:05:57 +02:00
Code Issues Packages Projects Releases Wiki Activity

* RiscV: floating point registers are saved only for hard float ABIs

Browse Source
This commit is contained in:
florian 2024-12-25 10:16:39 +01:00
parent 2da48488d7
commit af233b8ef8
1 changed files with 9 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
compiler/riscv/pararv.pas
View File

@ -59,6 +59,7 @@ implementation
uses
verbose,
globals,
systems,
cpuinfo,
symsym,
symtable,
@ -134,7 +135,9 @@ implementation
function trvparamanager.get_volatile_registers_fpu(calloption: tproccalloption): tcpuregisterset;
begin
result:=[RS_F0..RS_F31]-[RS_F8..RS_F9,RS_F18..RS_F27];
result:=[RS_F0..RS_F31];
if target_info.abi in [abi_riscv_hf,abi_riscv_ilp32f,abi_riscv_ilp32d,abi_riscv_lp64f,abi_riscv_lp64d] then
result:=result-[RS_F8..RS_F9,RS_F18..RS_F27];
end;
@ -149,8 +152,12 @@ implementation
function trvparamanager.get_saved_registers_fpu(calloption : tproccalloption):tcpuregisterarray;
const
saved_regs: tcpuregisterarray = (RS_F8,RS_F9,RS_F18,RS_F19,RS_F20,RS_F21,RS_F22,RS_F23,RS_F24,RS_F25,RS_F26,RS_F27);
empty_regs: tcpuregisterarray = ();
begin
result:=saved_regs;
if target_info.abi in [abi_riscv_hf,abi_riscv_ilp32f,abi_riscv_ilp32d,abi_riscv_lp64f,abi_riscv_lp64d] then
result:=saved_regs
else
result:=empty_regs;
end;