paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-04-07 14:27:59 +02:00
Code Issues Packages Projects Releases Wiki Activity

Fix loading of 64-bit constant into register for 64-bit mips CPU

Browse Source
This commit is contained in:
Pierre Muller 2022-02-14 23:54:18 +00:00 committed by FPK
parent ac3fab3e92
commit b048ae37b2
1 changed files with 18 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

18
compiler/mips/cgcpu.pas
View File

@ -440,11 +440,29 @@ begin
list.concat(taicpu.op_reg_reg_const(A_ADDIU, reg, NR_R0, a))
else if (a>=0) and (a <= 65535) then
list.concat(taicpu.op_reg_reg_const(A_ORI, reg, NR_R0, a))
{$ifdef mips32}
else
{$else}
else if (a>=0) and (a <= high(dword)) then
{$endif}
begin
list.concat(taicpu.op_reg_const(A_LUI, reg, aint(a) shr 16));
if (a and aint($FFFF))<>0 then
list.concat(taicpu.op_reg_reg_const(A_ORI,reg,reg,a and aint($FFFF)));
{$ifdef mips64}
end
else
begin
list.concat(taicpu.op_reg_const(A_LUI, reg, aint(a) shr 48));
if ((a shr 32) and aint($FFFF))<>0 then
list.concat(taicpu.op_reg_reg_const(A_ORI,reg,reg,(a shr 32) and aint($FFFF)));
list.concat(taicpu.op_reg_const(A_SLL, reg, 16));
if ((a shr 16) and aint($FFFF))<>0 then
list.concat(taicpu.op_reg_reg_const(A_ORI,reg,reg,(a shr 16) and aint($FFFF)));
list.concat(taicpu.op_reg_const(A_SLL, reg, 16));
if (a and aint($FFFF))<>0 then
list.concat(taicpu.op_reg_reg_const(A_ORI,reg,reg,a and aint($FFFF)));
{$endif mips64}
end;
end;