paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-08-22 02:29:52 +02:00
Code Issues Packages Projects Releases Wiki Activity

+ missing instruction

Browse Source
This commit is contained in:
florian 2025-03-30 20:07:00 +02:00
parent 6ab6be4793
commit b1151ef4ea
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
compiler/riscv/aoptcpurv.pas
View File

@ -471,9 +471,9 @@ implementation
(taicpu(p).oper[2]^.typ=top_const) and (taicpu(p).oper[2]^.typ=top_const) and
(taicpu(p).oper[2]^.val=0) and (taicpu(p).oper[2]^.val=0) and
GetNextInstructionUsingReg(p, hp1, taicpu(p).oper[0]^.reg) and GetNextInstructionUsingReg(p, hp1, taicpu(p).oper[0]^.reg) and
((MatchInstruction(hp1, [A_SUB,A_ADD,A_SLL,A_SRL,A_SLT,A_AND,A_OR, ((MatchInstruction(hp1, [A_SUB,A_ADD,A_SLL,A_SRL,A_AND,A_OR,
A_ADDI,A_ANDI,A_ORI,A_SRAI,A_SRLI,A_SLLI,A_XORI,A_MUL, A_ADDI,A_ANDI,A_ORI,A_SRAI,A_SRLI,A_SLLI,A_XORI,A_MUL,
A_DIV,A_DIVU,A_REM,A_REMU,A_SLTI,A_SLTIU A_DIV,A_DIVU,A_REM,A_REMU,A_SLT,A_SLTU,A_SLTI,A_SLTIU
{$ifdef riscv64},A_ADDIW,A_SLLIW,A_SRLIW,A_SRAIW, {$ifdef riscv64},A_ADDIW,A_SLLIW,A_SRLIW,A_SRAIW,
A_ADDW,A_SLLW,A_SRLW,A_SUBW,A_SRAW, A_ADDW,A_SLLW,A_SRLW,A_SUBW,A_SRAW,
A_DIVUW,A_DIVW,A_REMW,A_REMUW{$endif}] A_DIVUW,A_DIVW,A_REMW,A_REMUW{$endif}]