paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-08-12 14:09:17 +02:00
Code Issues Packages Projects Releases Wiki Activity

working on internal assembler-reader x86 opsize local var

Browse Source 
git-svn-id: branches/tg74/avx512-0037785@47707 -
This commit is contained in:
tg74 2020-12-07 04:39:36 +00:00 committed by Michaël Van Canneyt
parent 8e5a54c92e
commit b3680eb5bd
1 changed files with 36 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

41
compiler/x86/rax86.pas
View File

@ -1304,6 +1304,41 @@ begin
Internalerror(2019081008); Internalerror(2019081008);
end; end;
end; end;
OPR_LOCAL:
if not(ExistsBCST) then
begin
case MemRefInfo(opcode).MemRefSize of
msiMultipleMinSize8:
begin
Message2(asmr_w_check_mem_operand_automap_multiple_size, GetString(false), '"8 bit memory operand"');
end;
msiMultipleMinSize16:
begin
Message2(asmr_w_check_mem_operand_automap_multiple_size, GetString(false), '"16 bit memory operand"');
end;
msiMultipleMinSize32:
begin
Message2(asmr_w_check_mem_operand_automap_multiple_size, GetString(false), '"32 bit memory operand"');
end;
msiMultipleMinSize64:
begin
Message2(asmr_w_check_mem_operand_automap_multiple_size, GetString(false), '"64 bit memory operand"');
end;
msiMultipleMinSize128:
begin
Message2(asmr_w_check_mem_operand_automap_multiple_size, GetString(false), '"128 bit memory operand"');
end;
msiMultipleMinSize256:
begin
Message2(asmr_w_check_mem_operand_automap_multiple_size, GetString(false), '"256 bit memory operand"');
end;
msiMultipleMinSize512:
begin
Message2(asmr_w_check_mem_operand_automap_multiple_size, GetString(false), '"512 bit memory operand"');
end;
else;
end;
end;
OPR_CONSTANT: OPR_CONSTANT:
case MemRefInfo(opcode).ConstSize of case MemRefInfo(opcode).ConstSize of
csiMem8: begin csiMem8: begin
@ -2226,11 +2261,7 @@ begin
else else
if getregtype(opr.reg)=R_ADDRESSREGISTER then if getregtype(opr.reg)=R_ADDRESSREGISTER then
begin begin
// 14102020 TG TODO CHECK s:=s+'k' + regnr;
if (opr.reg >= NR_K0) and (opr.reg >= NR_K7) then
begin
s:=s+'k' + regnr;
end;
end; end;
end; end;