paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-08-12 21:49:09 +02:00
Code Issues Packages Projects Releases Wiki Activity

- unused temp var r removed in GetExplicitRegisterInt function

Browse Source 
* some case added for var and fauncions naming
This commit is contained in:
mazen 2003-06-12 22:47:52 +00:00
parent 67e0cc3ad6
commit b39a9919a2
1 changed files with 14 additions and 14 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

28
compiler/sparc/rgcpu.pas
View File

@ -40,9 +40,9 @@ interface
function GetExplicitRegisterInt(list:taasmoutput;Reg:Tnewregister):tregister;override; function GetExplicitRegisterInt(list:taasmoutput;Reg:Tnewregister):tregister;override;
procedure UngetregisterInt(list:taasmoutput;Reg:tregister);override; procedure UngetregisterInt(list:taasmoutput;Reg:tregister);override;
procedure UngetRegisterFpu(list:taasmoutput;reg:tregister;size:TCGsize);override; procedure UngetRegisterFpu(list:taasmoutput;reg:tregister;size:TCGsize);override;
procedure cleartempgen; override; procedure ClearTempGen;override;
private private
usedpararegs: Tsupregset; UsedParaRegs: TSupRegSet;
end; end;
@ -53,19 +53,16 @@ implementation
function TRgCpu.GetExplicitRegisterInt(list:TAasmOutput;reg:TNewRegister):TRegister; function TRgCpu.GetExplicitRegisterInt(list:TAasmOutput;reg:TNewRegister):TRegister;
var
r : TRegister;
begin begin
if ((reg shr 8) in [RS_O0..RS_O7,RS_I7]) and if ((reg shr 8) in [RS_O0..RS_O7,RS_I7]) and
not((reg shr 8) in is_reg_var_int) then not((reg shr 8) in is_reg_var_int) then
begin begin
if (reg shr 8) in usedpararegs then if (reg shr 8) in UsedParaRegs then
internalerror(2003060701); InternalError(2003060701);
include(usedpararegs,reg shr 8); include(UsedParaRegs,reg shr 8);
r.enum:=R_INTREGISTER; result.enum:=R_INTREGISTER;
r.number:=reg; result.number:=reg;
cg.a_reg_alloc(list,r); cg.a_reg_alloc(list,result);
result:=r;
end end
else else
result:=inherited GetExplicitRegisterInt(list,reg); result:=inherited GetExplicitRegisterInt(list,reg);
@ -147,16 +144,19 @@ implementation
procedure trgcpu.cleartempgen; procedure trgcpu.cleartempgen;
begin begin
inherited cleartempgen; inherited cleartempgen;
usedpararegs := []; usedpararegs:=[];
end; end;
begin begin
rg := trgcpu.create(24); {24 registers.} rg := trgcpu.create(24); {24 registers.}
end. end.
{ {
$Log$ $Log$
Revision 1.12 2003-06-12 21:11:44 peter Revision 1.13 2003-06-12 22:47:52 mazen
- unused temp var r removed in GetExplicitRegisterInt function
* some case added for var and fauncions naming
Revision 1.12 2003/06/12 21:11:44 peter
* updates like the powerpc * updates like the powerpc
Revision 1.11 2003/06/01 21:38:07 peter Revision 1.11 2003/06/01 21:38:07 peter