paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-09-12 17:49:07 +02:00
Code Issues Packages Projects Releases Wiki Activity

* If in a move instruction "MOV reg1,reg2" one of the registers must be

Browse Source 
spilled, but reg1 and reg2 are coalesced, then this is a no-op
  instruction and no spilling is needed.
This commit is contained in:
Yuriy Sydorov 2021-09-06 18:57:41 +03:00
parent 213a0a704a
commit b43ee41090
1 changed files with 14 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
compiler/rgobj.pas
View File

@ -2737,6 +2737,20 @@ unit rgobj;
if not spilled then if not spilled then
exit; exit;
{ Check if the instruction is "OP reg1,reg2" and reg1 is coalesced with reg2 }
if (regs.reginfocount=1) and (instr.ops=2) and
(instr.oper[0]^.typ=top_reg) and (instr.oper[1]^.typ=top_reg) and
(getregtype(instr.oper[0]^.reg)=getregtype(instr.oper[1]^.reg)) then
begin
{ Set both registers in the instruction to the same register }
setsupreg(instr.oper[0]^.reg, regs.reginfo[0].orgreg);
setsupreg(instr.oper[1]^.reg, regs.reginfo[0].orgreg);
{ In case of MOV reg,reg no spilling is needed.
This MOV will be removed later in translate_registers() }
if instr.is_same_reg_move(regtype) then
exit;
end;
{$if defined(x86) or defined(mips) or defined(sparcgen) or defined(arm) or defined(m68k)} {$if defined(x86) or defined(mips) or defined(sparcgen) or defined(arm) or defined(m68k)}
{ Try replacing the register with the spilltemp. This is useful only { Try replacing the register with the spilltemp. This is useful only
for the i386,x86_64 that support memory locations for several instructions for the i386,x86_64 that support memory locations for several instructions