paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-08-12 11:06:19 +02:00
Code Issues Packages Projects Releases Wiki Activity

* Some cleanup for AVX part of internal assembler. Functionality is not changed.

Browse Source 
git-svn-id: trunk@34948 -
This commit is contained in:
sergei 2016-11-21 07:49:43 +00:00
parent acaae2bf3c
commit b5660401fe
1 changed files with 22 additions and 58 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

80
compiler/x86/aasmcpu.pas
View File

@ -2903,30 +2903,21 @@ implementation
if needed_VEX_Extension then if needed_VEX_Extension then
begin begin
// VEX-Prefix-Length = 3 Bytes // VEX-Prefix-Length = 3 Bytes
bytes[0]:=$C4;
objdata.writebytes(bytes,1);
{$ifdef x86_64} {$ifdef x86_64}
VEXmmmmm := VEXmmmmm or ((not(rex) and $07) shl 5); // set REX.rxb VEXmmmmm := VEXmmmmm or ((not(rex) and $07) shl 5); // set REX.rxb
VEXvvvv := VEXvvvv or ((rex and $08) shl 7); // set REX.w
{$else} {$else}
VEXmmmmm := VEXmmmmm or (7 shl 5); // VEXmmmmm := VEXmmmmm or (7 shl 5); //
{$endif x86_64} {$endif x86_64}
bytes[0] := VEXmmmmm; bytes[0]:=$C4;
objdata.writebytes(bytes,1); bytes[1]:=VEXmmmmm;
bytes[2]:=VEXvvvv;
{$ifdef x86_64} objdata.writebytes(bytes,3);
VEXvvvv := VEXvvvv OR ((rex and $08) shl 7); // set REX.w
{$endif x86_64}
bytes[0] := VEXvvvv;
objdata.writebytes(bytes,1);
end end
else else
begin begin
// VEX-Prefix-Length = 2 Bytes // VEX-Prefix-Length = 2 Bytes
bytes[0]:=$C5;
objdata.writebytes(bytes,1);
{$ifdef x86_64} {$ifdef x86_64}
if rex and $04 = 0 then if rex and $04 = 0 then
{$endif x86_64} {$endif x86_64}
@ -2934,8 +2925,9 @@ implementation
VEXvvvv := VEXvvvv or (1 shl 7); VEXvvvv := VEXvvvv or (1 shl 7);
end; end;
bytes[0] := VEXvvvv; bytes[0]:=$C5;
objdata.writebytes(bytes,1); bytes[1]:=VEXvvvv;
objdata.writebytes(bytes,2);
end; end;
end end
else else
@ -3287,48 +3279,20 @@ implementation
are not needed } are not needed }
end; end;
&362..&364: ; // VEX flags =>> nothing todo &362..&364: ; // VEX flags =>> nothing todo
&366: begin &366, &367:
if needed_VEX then begin
begin opidx:=c-&364; { 0366->operand 2, 0367->operand 3 }
if ops = 4 then if needed_VEX and
begin (ops=4) and
if (oper[2]^.typ=top_reg) then (oper[opidx]^.typ=top_reg) and
begin (oper[opidx]^.ot and (otf_reg_xmm or otf_reg_ymm)<>0) then
if (oper[2]^.ot and otf_reg_xmm <> 0) or begin
(oper[2]^.ot and otf_reg_ymm <> 0) then bytes[0] := ((getsupreg(oper[opidx]^.reg) and 15) shl 4);
begin objdata.writebytes(bytes,1);
bytes[0] := ((getsupreg(oper[2]^.reg) and 15) shl 4); end
objdata.writebytes(bytes,1); else
end Internalerror(2014032001);
else Internalerror(2014032001); end;
end
else Internalerror(2014032002);
end
else Internalerror(2014032003);
end
else Internalerror(2014032004);
end;
&367: begin
if needed_VEX then
begin
if ops = 4 then
begin
if (oper[3]^.typ=top_reg) then
begin
if (oper[3]^.ot and otf_reg_xmm <> 0) or
(oper[3]^.ot and otf_reg_ymm <> 0) then
begin
bytes[0] := ((getsupreg(oper[3]^.reg) and 15) shl 4);
objdata.writebytes(bytes,1);
end
else Internalerror(2014032005);
end
else Internalerror(2014032006);
end
else Internalerror(2014032007);
end
else Internalerror(2014032008);
end;
&370..&372: ; // VEX flags =>> nothing todo &370..&372: ; // VEX flags =>> nothing todo
&37: &37:
begin begin