mirror of
https://gitlab.com/freepascal.org/fpc/source.git
synced 2025-04-09 05:08:03 +02:00
* fixes building for ARM
This commit is contained in:
parent
fac7c21b9b
commit
b71b5b771f
@ -293,12 +293,12 @@ Const
|
||||
{ specified with -FW and -Fw }
|
||||
wpofeedbackinput,
|
||||
wpofeedbackoutput : TPathStr;
|
||||
{$if defined(XTENSA) or defined(RISCV32)}
|
||||
{$if defined(XTENSA) or defined(RISCV32) or defined(ARM)}
|
||||
{ specified with -Ff }
|
||||
idfpath : TPathStr;
|
||||
{ specified with }
|
||||
idf_version : longint;
|
||||
{$endif defined(XTENSA) or defined(RISCV32)}
|
||||
{$endif defined(XTENSA) or defined(RISCV32) or defined(ARM)}
|
||||
{ external assembler extra option }
|
||||
asmextraopt : string;
|
||||
|
||||
|
@ -1516,12 +1516,12 @@ var
|
||||
DynLinkStr,
|
||||
StripStr,
|
||||
FixedExeFileName: string;
|
||||
{$if defined(XTENSA) or defined(RISCV32)}
|
||||
{$if defined(XTENSA) or defined(RISCV32) or defined(ARM)}
|
||||
memory_script,
|
||||
sections_script,
|
||||
cntrlr,
|
||||
extraopts: AnsiString;
|
||||
{$endif defined(XTENSA) or defined(RISCV32)}
|
||||
{$endif defined(XTENSA) or defined(RISCV32) or defined(ARM)}
|
||||
begin
|
||||
{ for future use }
|
||||
StaticStr:='';
|
||||
|
Loading…
Reference in New Issue
Block a user