paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-04-08 08:28:09 +02:00
Code Issues Packages Projects Releases Wiki Activity

* avr I/O space is always shifted by 32 bytes in memory

Browse Source 
git-svn-id: trunk@36064 -
This commit is contained in:
florian 2017-05-02 19:51:22 +00:00
parent 39b7f1bffe
commit bfca9d3477
1 changed files with 16 additions and 16 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

32
rtl/embedded/avr/attiny28.pp
View File

@ -6,31 +6,31 @@ interface
var
// PORTD
PORTD : byte absolute $00+$12; // Port D Data Register
DDRD : byte absolute $00+$11; // Port D Data Direction Register
PIND : byte absolute $00+$10; // Port D Input Pins
PORTD : byte absolute $00+$32; // Port D Data Register
DDRD : byte absolute $00+$31; // Port D Data Direction Register
PIND : byte absolute $00+$30; // Port D Input Pins
// CPU
SREG : byte absolute $00+$3F; // Status Register
ICR : byte absolute $00+$06; // Interrupt Control Register
MCUCS : byte absolute $00+$07; // MCU Control and Status Register
OSCCAL : byte absolute $00+$00; // Status Register
ICR : byte absolute $00+$26; // Interrupt Control Register
MCUCS : byte absolute $00+$27; // MCU Control and Status Register
OSCCAL : byte absolute $00+$20; // Status Register
// ANALOG_COMPARATOR
ACSR : byte absolute $00+$08; // Analog Comparator Control And Status Register
ACSR : byte absolute $00+$28; // Analog Comparator Control And Status Register
// TIMER_COUNTER_0
IFR : byte absolute $00+$05; // Interrupt Flag register
TCCR0 : byte absolute $00+$04; // Timer/Counter0 Control Register
TCNT0 : byte absolute $00+$03; // Timer Counter 0
IFR : byte absolute $00+$25; // Interrupt Flag register
TCCR0 : byte absolute $00+$24; // Timer/Counter0 Control Register
TCNT0 : byte absolute $00+$23; // Timer Counter 0
// WATCHDOG
WDTCR : byte absolute $00+$01; // Watchdog Timer Control Register
WDTCR : byte absolute $00+$21; // Watchdog Timer Control Register
// EXTERNAL_INTERRUPT
// PORTA
PORTA : byte absolute $00+$1B; // Port A Data Register
PACR : byte absolute $00+$1A; // Port A Control Register
PINA : byte absolute $00+$19; // Port A Input Pins
PORTA : byte absolute $00+$3B; // Port A Data Register
PACR : byte absolute $00+$3A; // Port A Control Register
PINA : byte absolute $00+$39; // Port A Input Pins
// PORTB
PINB : byte absolute $00+$16; // Port B Input Pins
PINB : byte absolute $00+$36; // Port B Input Pins
// MODULATOR
MODCR : byte absolute $00+$02; // Modulation Control Register
MODCR : byte absolute $00+$22; // Modulation Control Register
const
// SREG