mirror of
https://gitlab.com/freepascal.org/fpc/source.git
synced 2025-09-02 17:50:16 +02:00
* only make the target of a type conversion not regable after checking
whether it's assignable if 1) the size/sign changes (was already the case) and 2) in case something actually can be assigned to it git-svn-id: trunk@12039 -
This commit is contained in:
parent
1e178d324f
commit
c6c9ec83e0
@ -2962,7 +2962,8 @@ implementation
|
|||||||
that will load the value in a new register first }
|
that will load the value in a new register first }
|
||||||
{ the same goes for changing the sign of equal-sized values which
|
{ the same goes for changing the sign of equal-sized values which
|
||||||
are smaller than an entire register }
|
are smaller than an entire register }
|
||||||
if (resultdef.size<left.resultdef.size) or
|
if result and
|
||||||
|
(resultdef.size<left.resultdef.size) or
|
||||||
((resultdef.size=left.resultdef.size) and
|
((resultdef.size=left.resultdef.size) and
|
||||||
(left.resultdef.size<sizeof(aint)) and
|
(left.resultdef.size<sizeof(aint)) and
|
||||||
(is_signed(resultdef) xor is_signed(left.resultdef))) then
|
(is_signed(resultdef) xor is_signed(left.resultdef))) then
|
||||||
|
Loading…
Reference in New Issue
Block a user