mirror of
https://gitlab.com/freepascal.org/fpc/source.git
synced 2025-04-05 22:08:11 +02:00
+ RiscV: handle rol(w) in the assembler optimizer
This commit is contained in:
parent
0d5dddfcb5
commit
cafaa9f5b8
@ -916,10 +916,12 @@ implementation
|
|||||||
A_SLLW,
|
A_SLLW,
|
||||||
A_SRLW,
|
A_SRLW,
|
||||||
A_SRAW,
|
A_SRAW,
|
||||||
|
A_ROLW,
|
||||||
{$endif riscv64}
|
{$endif riscv64}
|
||||||
A_SLL,
|
A_SLL,
|
||||||
A_SRL,
|
A_SRL,
|
||||||
A_SRA,
|
A_SRA,
|
||||||
|
A_ROL,
|
||||||
A_NEG,
|
A_NEG,
|
||||||
A_NOT:
|
A_NOT:
|
||||||
result:=OptPass1OP(p);
|
result:=OptPass1OP(p);
|
||||||
|
Loading…
Reference in New Issue
Block a user