paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-11-02 20:19:34 +01:00
Code Issues Packages Projects Releases Wiki Activity

* yet another 8/16-bit ALU fix in thlcg2ll.location_force_reg

Browse Source 
git-svn-id: branches/i8086@23887 -
This commit is contained in:
nickysn 2013-03-17 12:55:06 +00:00
parent 43dba74a5c
commit cbf3b14e20
1 changed files with 6 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
compiler/hlcg2ll.pas
View File

@ -1127,7 +1127,12 @@ implementation
if (TCGSize2Size[dst_cgsize]<TCGSize2Size[l.size]) then
begin
if (l.loc in [LOC_REGISTER,LOC_CREGISTER]) then
l.register:=cg.makeregsize(list,l.register,dst_cgsize);
begin
{$if defined(cpu8bitalu) or defined(cpu16bitalu)}
if TCGSize2Size[dst_cgsize]<=TCGSize2Size[OS_INT] then
{$endif}
l.register:=cg.makeregsize(list,l.register,dst_cgsize);
end;
{ for big endian systems, the reference's offset must }
{ be increased in this case, since they have the }
{ MSB first in memory and e.g. byte(word_var) should }