paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-04-05 13:38:31 +02:00
Code Issues Packages Projects Releases Wiki Activity

+ RiscV64: apply OptPass1OP also to addiw

Browse Source
This commit is contained in:
florian 2024-11-13 22:56:13 +01:00
parent e9579fe2df
commit ccae78f97a
3 changed files with 5 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
compiler/riscv/aoptcpurv.pas
View File

@ -622,6 +622,9 @@ implementation
A_LD,
{$endif riscv64}
A_ADD,
{$ifdef riscv64}
A_ADDIW,
{$endif riscv64}
A_DIV,
A_DIVU,
{$ifdef riscv64}

2
compiler/riscv/nrvset.pas
View File

@ -58,7 +58,7 @@ implementation
procedure trvcasenode.optimizevalues(var max_linear_list : int64; var max_dist : qword);
begin
max_linear_list := 3;
max_linear_list:=3;
end;

2
rtl/x86_64/x86_64.inc
View File

@ -1597,7 +1597,7 @@ procedure fpc_cpuinit;
fast_large_repmovstosb:=cpuid7_ebx and (1 shl 9)<>0;
{$endif}
{ XGETBV support? }
if (cpuid1_ecx and $8000000)<>0 then
if (cpuid1_ecx and $8000000)<>0 then
begin
asm
xorl %ecx,%ecx