paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-08-22 18:09:20 +02:00
Code Issues Packages Projects Releases Wiki Activity

* SPARC: emit "x shl 1" as "x+x", it yields shorter code.

Browse Source 
git-svn-id: trunk@26553 -
This commit is contained in:
sergei 2014-01-21 13:50:35 +00:00
parent 408dc2d2c1
commit cda81e1d18
1 changed files with 7 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
compiler/sparc/ncpumat.pas
View File

@ -207,28 +207,28 @@ implementation
shiftval := tordconstnode(right).value.svalue and 63; shiftval := tordconstnode(right).value.svalue and 63;
op := ops[nodetype=shln]; op := ops[nodetype=shln];
if shiftval > 31 then location.register64.reglo:=cg.GetIntRegister(current_asmdata.CurrAsmList,OS_32);
location.register64.reghi:=cg.GetIntRegister(current_asmdata.CurrAsmList,OS_32);
{ Emitting "left shl 1" as "left+left" is twice shorter }
if (nodetype=shln) and (shiftval=1) then
cg64.a_op64_reg_reg_reg(current_asmdata.CurrAsmList,OP_ADD,OS_64,left.location.register64,left.location.register64,location.register64)
else if shiftval > 31 then
begin begin
if nodetype = shln then if nodetype = shln then
begin begin
location.register64.reglo:=cg.GetIntRegister(current_asmdata.CurrAsmList,OS_32);
cg.a_load_const_reg(current_asmdata.CurrAsmList,OS_32,0,location.register64.reglo); cg.a_load_const_reg(current_asmdata.CurrAsmList,OS_32,0,location.register64.reglo);
location.register64.reghi:=cg.GetIntRegister(current_asmdata.CurrAsmList,OS_32);
{ if shiftval and 31 = 0, it will optimize to MOVE } { if shiftval and 31 = 0, it will optimize to MOVE }
cg.a_op_const_reg_reg(current_asmdata.CurrAsmList, OP_SHL, OS_32, shiftval and 31, hreg64lo, location.register64.reghi); cg.a_op_const_reg_reg(current_asmdata.CurrAsmList, OP_SHL, OS_32, shiftval and 31, hreg64lo, location.register64.reghi);
end end
else else
begin begin
location.register64.reghi:=cg.GetIntRegister(current_asmdata.CurrAsmList,OS_32);
cg.a_load_const_reg(current_asmdata.CurrAsmList,OS_32,0,location.register64.reghi); cg.a_load_const_reg(current_asmdata.CurrAsmList,OS_32,0,location.register64.reghi);
location.register64.reglo:=cg.GetIntRegister(current_asmdata.CurrAsmList,OS_32);
cg.a_op_const_reg_reg(current_asmdata.CurrAsmList, OP_SHR, OS_32, shiftval and 31, hreg64hi, location.register64.reglo); cg.a_op_const_reg_reg(current_asmdata.CurrAsmList, OP_SHR, OS_32, shiftval and 31, hreg64hi, location.register64.reglo);
end; end;
end end
else else
begin begin
location.register64.reglo:=cg.GetIntRegister(current_asmdata.CurrAsmList,OS_32);
location.register64.reghi:=cg.GetIntRegister(current_asmdata.CurrAsmList,OS_32);
hregister := cg.getintregister(current_asmdata.CurrAsmList, OS_32); hregister := cg.getintregister(current_asmdata.CurrAsmList, OS_32);
cg.a_op_const_reg_reg(current_asmdata.CurrAsmList, op, OS_32, shiftval, hreg64hi, location.register64.reghi); cg.a_op_const_reg_reg(current_asmdata.CurrAsmList, op, OS_32, shiftval, hreg64hi, location.register64.reghi);