paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2026-01-04 14:20:31 +01:00
Code Issues Packages Projects Releases Wiki Activity

* fix shift for 16bit from mazen

Browse Source 
git-svn-id: trunk@7091 -
This commit is contained in:
peter 2007-04-12 09:58:21 +00:00
parent 1f7cde0306
commit d810064e48
1 changed files with 20 additions and 7 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

27
compiler/sparc/cgcpu.pas
View File

@ -580,14 +580,27 @@ implementation
begin
if tcgsize2size[tosize] > tcgsize2size[fromsize] then
begin
list.concat(taicpu.op_reg_const_reg(A_SLL,reg1,24,reg2));
case fromsize of
OS_8,
OS_16 :
list.concat(taicpu.op_reg_const_reg(A_SRL,reg2,24,reg2));
OS_S8,
OS_S16 :
list.concat(taicpu.op_reg_const_reg(A_SRA,reg2,24,reg2));
OS_8:
begin
list.concat(taicpu.op_reg_const_reg(A_SLL,reg1,24,reg2));
list.concat(taicpu.op_reg_const_reg(A_SRL,reg2,24,reg2));
end;
OS_16 :
begin
list.concat(taicpu.op_reg_const_reg(A_SLL,reg1,16,reg2));
list.concat(taicpu.op_reg_const_reg(A_SRL,reg2,16,reg2));
end;
OS_S8:
begin
list.concat(taicpu.op_reg_const_reg(A_SLL,reg1,24,reg2));
list.concat(taicpu.op_reg_const_reg(A_SRA,reg2,24,reg2));
end;
OS_S16 :
begin
list.concat(taicpu.op_reg_const_reg(A_SLL,reg1,16,reg2));
list.concat(taicpu.op_reg_const_reg(A_SRA,reg2,16,reg2));
end;
end;
end
else