paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-08-12 20:29:23 +02:00
Code Issues Packages Projects Releases Wiki Activity

* For 8 and 16 bit CPUs preload the ref base and index to a separate temp register in the generic implementation of a_load64_reg_ref() and a_load64_ref_reg().

Browse Source 
This reduces spilling and produces a better code.

git-svn-id: trunk@46203 -
This commit is contained in:
yury 2020-08-03 18:45:38 +00:00
parent e70c898503
commit ddea929923
1 changed files with 31 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

32
compiler/cg64f32.pas
View File

@ -325,8 +325,23 @@ unit cg64f32;
reg.reglo:=reg.reghi; reg.reglo:=reg.reghi;
reg.reghi:=tmpreg; reg.reghi:=tmpreg;
end; end;
cg.a_load_reg_ref(list,OS_32,OS_32,reg.reglo,ref);
tmpref := ref; tmpref := ref;
{$if defined(cpu8bitalu) or defined(cpu16bitalu)}
{ Preload base and index to a separate temp register for 8 & 16 bit CPUs
to reduce spilling and produce a better code. }
if (tmpref.base<>NR_NO) and (getsupreg(tmpref.base)>=first_int_imreg) then
begin
tmpreg:=cg.getaddressregister(list);
cg.a_load_reg_reg(list,OS_ADDR,OS_ADDR,tmpref.base,tmpreg);
tmpref.base:=tmpreg;
if tmpref.index<>NR_NO then
begin
cg.a_op_reg_reg(list,OP_ADD,OS_ADDR,tmpref.index,tmpref.base);
tmpref.index:=NR_NO;
end;
end;
{$endif}
cg.a_load_reg_ref(list,OS_32,OS_32,reg.reglo,tmpref);
inc(tmpref.offset,4); inc(tmpref.offset,4);
cg.a_load_reg_ref(list,OS_32,OS_32,reg.reghi,tmpref); cg.a_load_reg_ref(list,OS_32,OS_32,reg.reghi,tmpref);
end; end;
@ -357,6 +372,21 @@ unit cg64f32;
reg.reghi := tmpreg; reg.reghi := tmpreg;
end; end;
tmpref := ref; tmpref := ref;
{$if defined(cpu8bitalu) or defined(cpu16bitalu)}
{ Preload base and index to a separate temp register for 8 & 16 bit CPUs
to reduce spilling and produce a better code. }
if (tmpref.base<>NR_NO) and (getsupreg(tmpref.base)>=first_int_imreg) then
begin
tmpreg:=cg.getaddressregister(list);
cg.a_load_reg_reg(list,OS_ADDR,OS_ADDR,tmpref.base,tmpreg);
tmpref.base:=tmpreg;
if tmpref.index<>NR_NO then
begin
cg.a_op_reg_reg(list,OP_ADD,OS_ADDR,tmpref.index,tmpref.base);
tmpref.index:=NR_NO;
end;
end;
{$endif}
if (tmpref.base=reg.reglo) then if (tmpref.base=reg.reglo) then
begin begin
tmpreg:=cg.getaddressregister(list); tmpreg:=cg.getaddressregister(list);