paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-08-17 19:11:03 +02:00
Code Issues Packages Projects Releases Wiki Activity

* do shifts for sign/zero extensions correctly

Browse Source 
git-svn-id: trunk@25418 -
This commit is contained in:
florian 2013-09-04 21:00:46 +00:00
parent a240e74591
commit e2ec3bbcb0
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
compiler/arm/cgcpu.pas
View File

@ -1419,11 +1419,11 @@ unit cgcpu;
begin begin
case shiftmode of case shiftmode of
SM_ASR: SM_ASR:
a_op_const_reg(list,OP_SAR,OS_32,shiftimm,reg); a_op_const_reg_reg(list,OP_SAR,OS_32,shiftimm,reg,reg2);
SM_LSR: SM_LSR:
a_op_const_reg(list,OP_SHR,OS_32,shiftimm,reg); a_op_const_reg_reg(list,OP_SHR,OS_32,shiftimm,reg,reg2);
SM_LSL: SM_LSL:
a_op_const_reg(list,OP_SHL,OS_32,shiftimm,reg); a_op_const_reg_reg(list,OP_SHL,OS_32,shiftimm,reg,reg2);
else else
internalerror(2013090301); internalerror(2013090301);
end; end;