paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-08-17 04:59:20 +02:00
Code Issues Packages Projects Releases Wiki Activity

Add support for softfloat in RISCV RTL.

Browse Source 
git-svn-id: trunk@42334 -
This commit is contained in:
Jeppe Johansen 2019-07-07 11:24:44 +00:00
parent 9c77e87dd0
commit e53cb61b11
2 changed files with 55 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

45
rtl/riscv64/mathu.inc
View File

@ -12,6 +12,7 @@
**********************************************************************} **********************************************************************}
{$ifdef FPUFD}
function getrm: dword; nostackframe; assembler; function getrm: dword; nostackframe; assembler;
asm asm
frrm a0 frrm a0
@ -117,4 +118,48 @@ procedure ClearExceptions(RaisePending: Boolean);
softfloat_exception_flags:=[]; softfloat_exception_flags:=[];
setfflags(0); setfflags(0);
end; end;
{$else}
function GetRoundMode: TFPURoundingMode;
begin
GetRoundMode:=softfloat_rounding_mode;
end;
function SetRoundMode(const RoundMode: TFPURoundingMode): TFPURoundingMode;
begin
result:=softfloat_rounding_mode;
softfloat_rounding_mode:=RoundMode;
end;
function GetPrecisionMode: TFPUPrecisionMode;
begin
result := pmDouble;
end;
function SetPrecisionMode(const Precision: TFPUPrecisionMode): TFPUPrecisionMode;
begin
{ does not apply }
result := pmDouble;
end;
function GetExceptionMask: TFPUExceptionMask;
begin
Result:=softfloat_exception_mask;
end;
function SetExceptionMask(const Mask: TFPUExceptionMask): TFPUExceptionMask;
begin
Result:=softfloat_exception_mask;
softfloat_exception_mask:=Mask;
end;
procedure ClearExceptions(RaisePending: Boolean =true);
begin
softfloat_exception_flags:=[];
end;
{$endif}

19
rtl/riscv64/riscv64.inc
View File

@ -19,6 +19,7 @@
fpu exception related stuff fpu exception related stuff
****************************************************************************} ****************************************************************************}
{$ifdef FPUFD}
const const
fpu_nx = 1 shl 0; fpu_nx = 1 shl 0;
fpu_uf = 1 shl 1; fpu_uf = 1 shl 1;
@ -26,13 +27,13 @@ const
fpu_dz = 1 shl 3; fpu_dz = 1 shl 3;
fpu_nv = 1 shl 4; fpu_nv = 1 shl 4;
function getfflags: dword; nostackframe; assembler; function getfflags: sizeuint; nostackframe; assembler;
asm asm
frflags a0 frflags a0
end; end;
procedure setfflags(flags : dword); nostackframe; assembler; procedure setfflags(flags : sizeuint); nostackframe; assembler;
asm asm
fsflags a0 fsflags a0
end; end;
@ -40,7 +41,7 @@ procedure setfflags(flags : dword); nostackframe; assembler;
procedure RaisePendingExceptions; procedure RaisePendingExceptions;
var var
fflags : dword; fflags : sizeuint;
f: TFPUException; f: TFPUException;
begin begin
fflags:=getfflags; fflags:=getfflags;
@ -62,7 +63,7 @@ procedure RaisePendingExceptions;
procedure fpc_throwfpuexception;[public,alias:'FPC_THROWFPUEXCEPTION']; procedure fpc_throwfpuexception;[public,alias:'FPC_THROWFPUEXCEPTION'];
var var
fflags : dword; fflags : sizeuint;
begin begin
fflags:=getfflags; fflags:=getfflags;
{ check, if the exception is masked } { check, if the exception is masked }
@ -80,7 +81,7 @@ procedure fpc_throwfpuexception;[public,alias:'FPC_THROWFPUEXCEPTION'];
if fflags<>0 then if fflags<>0 then
RaisePendingExceptions; RaisePendingExceptions;
end; end;
{$endif FPUFD}
procedure fpc_cpuinit;{$ifdef SYSTEMINLINE}inline;{$endif} procedure fpc_cpuinit;{$ifdef SYSTEMINLINE}inline;{$endif}
begin begin
@ -158,7 +159,7 @@ function InterLockedExchange (var Target: longint;Source : longint) : longint; a
{$else CPURV_HAS_ATOMIC} {$else CPURV_HAS_ATOMIC}
lw a2, 0(a0) lw a2, 0(a0)
sw a1, 0(a0) sw a1, 0(a0)
addi a0, a2 addi a0, a2, 0
{$endif CPURV_HAS_ATOMIC} {$endif CPURV_HAS_ATOMIC}
end; end;
@ -189,7 +190,7 @@ function InterLockedExchangeAdd (var Target: longint;Source : longint) : longint
amoadd.w a0, a1, (a0) amoadd.w a0, a1, (a0)
{$else CPURV_HAS_ATOMIC} {$else CPURV_HAS_ATOMIC}
lw a2, 0(a0) lw a2, 0(a0)
addiw a2, a2, a1 addw a2, a2, a1
sw a2, 0(a0) sw a2, 0(a0)
addi a0, a2, 0 addi a0, a2, 0
{$endif CPURV_HAS_ATOMIC} {$endif CPURV_HAS_ATOMIC}
@ -234,7 +235,7 @@ function InterLockedExchange64 (var Target: int64;Source : int64) : int64; assem
{$else CPURV_HAS_ATOMIC} {$else CPURV_HAS_ATOMIC}
ld a2, 0(a0) ld a2, 0(a0)
sd a1, 0(a0) sd a1, 0(a0)
addi a0, a2 addi a0, a2, 0
{$endif CPURV_HAS_ATOMIC} {$endif CPURV_HAS_ATOMIC}
end; end;
@ -265,7 +266,7 @@ function InterLockedExchangeAdd64 (var Target: int64;Source : int64) : int64; as
amoadd.d a0, a1, (a0) amoadd.d a0, a1, (a0)
{$else CPURV_HAS_ATOMIC} {$else CPURV_HAS_ATOMIC}
ld a2, 0(a0) ld a2, 0(a0)
addi a2, a2, a1 add a2, a2, a1
sd a2, 0(a0) sd a2, 0(a0)
addi a0, a2, 0 addi a0, a2, 0
{$endif CPURV_HAS_ATOMIC} {$endif CPURV_HAS_ATOMIC}