paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-04-06 17:08:01 +02:00
Code Issues Packages Projects Releases Wiki Activity

* RiscV: generate mret only for FreeRTOS and Embedded

Browse Source
This commit is contained in:
florian 2022-07-20 22:16:19 +02:00
parent 0e8d87bc26
commit e66378ee59
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
compiler/riscv/cgrv.pas
View File

@ -690,7 +690,7 @@ unit cgrv;
list.concat(taicpu.op_reg_reg_const(A_ADDI,NR_STACK_POINTER_REG,NR_STACK_POINTER_REG,postcompensation));
end;
if po_interrupt in current_procinfo.procdef.procoptions then
if (target_info.system in (systems_freertos+systems_embedded)) and (po_interrupt in current_procinfo.procdef.procoptions) then
begin
list.concat(Taicpu.Op_none(A_MRET));
end