paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-08-07 18:48:04 +02:00
Code Issues Packages Projects Releases Wiki Activity

* some i386 optimizations for 64-bit SHL/SHR/SAR in tcg64f386.a_op64_const_reg:

Browse Source 
* only use SHx/RCx when optimizing for size
  * use ADD reglo,reglo + ADC reghi,reghi for SHL by 1 on i386 and i486

git-svn-id: trunk@35841 -
This commit is contained in:
nickysn 2017-04-18 21:30:31 +00:00
parent e47747380e
commit e708a76f70
1 changed files with 10 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
compiler/i386/cgcpu.pas
View File

@ -908,7 +908,16 @@ unit cgcpu;
value:=value and 63;
if value<>0 then
begin
if value=1 then
if (value=1) and (op=OP_SHL) and
(current_settings.optimizecputype<=cpu_486) and
not (cs_opt_size in current_settings.optimizerswitches) then
begin
cg.a_reg_alloc(list,NR_DEFAULTFLAGS);
list.concat(taicpu.op_reg_reg(A_ADD,S_L,reg.reglo,reg.reglo));
list.concat(taicpu.op_reg_reg(A_ADC,S_L,reg.reghi,reg.reghi));
cg.a_reg_dealloc(list,NR_DEFAULTFLAGS);
end
else if (value=1) and (cs_opt_size in current_settings.optimizerswitches) then
case op of
OP_SHR:
begin