paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-04-10 19:38:10 +02:00
Code Issues Packages Projects Releases Wiki Activity

Add A_ST_R and A_LD_R instruction alias for whole register size store/load

Browse Source 
git-svn-id: trunk@36792 -
This commit is contained in:
pierre 2017-07-26 14:53:30 +00:00
parent dc0e8de99f
commit f5dfbb5ff3
1 changed files with 7 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
compiler/sparcgen/cpubase.pas
View File

@ -92,6 +92,10 @@ uses
regdwarf_table : array[tregisterindex] of ShortInt = (
{$i rspdwrf.inc}
);
{ Aliases for full register LoadStore instructions }
A_ST_R = A_ST;
A_LD_R = A_LD;
{$endif SPARC}
{$ifdef SPARC64}
@ -131,6 +135,9 @@ uses
regdwarf_table : array[tregisterindex] of ShortInt = (
{$i rsp64dwrf.inc}
);
{ Aliases for full register LoadStore instructions }
A_ST_R = A_STX;
A_LD_R = A_LDX;
{$endif SPARC64}
{*****************************************************************************