paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-11-06 14:49:36 +01:00
Code Issues Packages Projects Releases Wiki Activity

m68k: don't try to inline NaN and InF values as consts into FPU operands

Browse Source 
git-svn-id: trunk@36351 -
This commit is contained in:
Károly Balogh 2017-05-27 20:51:05 +00:00
parent b649db5004
commit f7488f2bd8
1 changed files with 13 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
compiler/m68k/n68kadd.pas
View File

@ -34,6 +34,7 @@ interface
private private
function getresflags(unsigned: boolean) : tresflags; function getresflags(unsigned: boolean) : tresflags;
function getfloatresflags: tresflags; function getfloatresflags: tresflags;
function inlineable_realconstnode(const n: tnode): boolean;
procedure second_mul64bit; procedure second_mul64bit;
protected protected
function use_generic_mul64bit: boolean; override; function use_generic_mul64bit: boolean; override;
@ -145,6 +146,15 @@ implementation
end; end;
function t68kaddnode.inlineable_realconstnode(const n: tnode): boolean;
begin
result:=(n.nodetype = realconstn) and
not ((trealconstnode(n).value_real=MathInf.Value) or
(trealconstnode(n).value_real=MathNegInf.Value) or
(trealconstnode(n).value_real=MathQNaN.value));
end;
{***************************************************************************** {*****************************************************************************
AddFloat AddFloat
*****************************************************************************} *****************************************************************************}
@ -182,7 +192,7 @@ implementation
{ have left in the register, right can be a memory location } { have left in the register, right can be a memory location }
if not (current_settings.fputype = fpu_coldfire) and if not (current_settings.fputype = fpu_coldfire) and
(left.nodetype = realconstn) then inlineable_realconstnode(left) then
begin begin
location.register := cg.getfpuregister(current_asmdata.CurrAsmList,location.size); location.register := cg.getfpuregister(current_asmdata.CurrAsmList,location.size);
current_asmdata.CurrAsmList.concat(taicpu.op_realconst_reg(A_FMOVE,tcgsize2opsize[left.location.size],trealconstnode(left).value_real,location.register)) current_asmdata.CurrAsmList.concat(taicpu.op_realconst_reg(A_FMOVE,tcgsize2opsize[left.location.size],trealconstnode(left).value_real,location.register))
@ -202,7 +212,7 @@ implementation
LOC_REFERENCE,LOC_CREFERENCE: LOC_REFERENCE,LOC_CREFERENCE:
begin begin
if not (current_settings.fputype = fpu_coldfire) and if not (current_settings.fputype = fpu_coldfire) and
(right.nodetype = realconstn) then inlineable_realconstnode(right) then
current_asmdata.CurrAsmList.concat(taicpu.op_realconst_reg(op,tcgsize2opsize[right.location.size],trealconstnode(right).value_real,location.register)) current_asmdata.CurrAsmList.concat(taicpu.op_realconst_reg(op,tcgsize2opsize[right.location.size],trealconstnode(right).value_real,location.register))
else else
begin begin
@ -280,7 +290,7 @@ implementation
begin begin
hlcg.location_force_fpureg(current_asmdata.CurrAsmList,left.location,left.resultdef,true); hlcg.location_force_fpureg(current_asmdata.CurrAsmList,left.location,left.resultdef,true);
if not (current_settings.fputype = fpu_coldfire) and if not (current_settings.fputype = fpu_coldfire) and
(right.nodetype = realconstn) then inlineable_realconstnode(right) then
current_asmdata.CurrAsmList.concat(taicpu.op_realconst_reg(A_FCMP,tcgsize2opsize[right.location.size],trealconstnode(right).value_real,left.location.register)) current_asmdata.CurrAsmList.concat(taicpu.op_realconst_reg(A_FCMP,tcgsize2opsize[right.location.size],trealconstnode(right).value_real,left.location.register))
else else
begin begin