paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-09-14 15:09:14 +02:00
Code Issues Packages Projects Releases Wiki Activity

Fixed LsrAnd2Lsr peephole optimization for ARM.

Browse Source 
git-svn-id: trunk@26619 -
This commit is contained in:
Jeppe Johansen 2014-01-29 21:35:28 +00:00
parent 859676d7d3
commit f773334374
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
compiler/arm/aoptcpu.pas
View File

@ -956,6 +956,7 @@ Implementation
(taicpu(p).oper[2]^.shifterop^.rs = NR_NO) and
(taicpu(p).oper[2]^.shifterop^.shiftmode = SM_LSR) and
GetNextInstructionUsingReg(p,hp1, taicpu(p).oper[0]^.reg) and
(not RegModifiedBetween(taicpu(hp1).oper[0]^.reg, p, hp1)) and
RegEndOfLife(taicpu(p).oper[0]^.reg, taicpu(hp1)) then
begin
if (taicpu(p).oper[2]^.shifterop^.shiftimm >= 24 ) and