paweld/fpc
1
0
Fork 0
mirror of https://gitlab.com/freepascal.org/fpc/source.git synced 2025-04-06 03:07:51 +02:00
Code Issues Packages Projects Releases Wiki Activity

+ Zen 4

Browse Source
This commit is contained in:
florian 2024-02-05 23:18:07 +01:00
parent 28c4c58b34
commit f80f1112d4
2 changed files with 9 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
compiler/x86/agx86nsm.pas
View File

@ -125,6 +125,7 @@ interface
'ia64', // cpu_icelake
'ia64', // cpu_icelake_client
'ia64', // cpu_icelake_server
'ia64', // cpu_zen3
'ia64' // cpu_zen3
{$elseif defined(i386)}
'ia64', // cpu_none

12
compiler/x86_64/cpuinfo.pas
View File

@ -63,7 +63,8 @@ Type
cpu_icelake,
cpu_icelake_client,
cpu_icelake_server,
cpu_zen3
cpu_zen3,
cpu_zen4
);
tfputype =
@ -150,7 +151,8 @@ Const
'ICELAKE',
'ICELAKE-CLIENT',
'ICELAKE-SERVER',
'ZEN3'
'ZEN3',
'ZEN4'
);
fputypestr : array[tfputype] of string[9] = (
@ -284,7 +286,8 @@ type
{ cpu_icelake } cpu_x86_64_v3_flags,
{ cpu_icelake_client } cpu_x86_64_v3_flags,
{ cpu_icelake_server } cpu_x86_64_v3_flags,
{ cpu_zen3 } cpu_x86_64_v3_flags
{ cpu_zen3 } cpu_x86_64_v3_flags,
{ cpu_zen4 } cpu_x86_64_v4_flags
);
fpu_x86_64_v1_flags = [];
@ -330,7 +333,8 @@ type
{ cpu_icelake } [CPUX86_HINT_FAST_BT_REG_IMM,CPUX86_HINT_FAST_BTX_REG_IMM,CPUX86_HINT_FAST_BT_MEM_IMM,CPUX86_HINT_FAST_XCHG,CPUX86_HINT_FAST_PDEP_PEXT,CPUX86_HINT_FAST_3COMP_ADDR],
{ cpu_icelake_client } [CPUX86_HINT_FAST_BT_REG_IMM,CPUX86_HINT_FAST_BTX_REG_IMM,CPUX86_HINT_FAST_BT_MEM_IMM,CPUX86_HINT_FAST_XCHG,CPUX86_HINT_FAST_PDEP_PEXT,CPUX86_HINT_FAST_3COMP_ADDR],
{ cpu_icelake_server } [CPUX86_HINT_FAST_BT_REG_IMM,CPUX86_HINT_FAST_BTX_REG_IMM,CPUX86_HINT_FAST_BT_MEM_IMM,CPUX86_HINT_FAST_XCHG,CPUX86_HINT_FAST_PDEP_PEXT,CPUX86_HINT_FAST_3COMP_ADDR],
{ cpu_zen3 } [CPUX86_HINT_FAST_BT_REG_IMM,CPUX86_HINT_FAST_BTX_REG_IMM,CPUX86_HINT_FAST_BT_MEM_IMM,CPUX86_HINT_FAST_XCHG,CPUX86_HINT_FAST_PDEP_PEXT,CPUX86_HINT_FAST_3COMP_ADDR]
{ cpu_zen3 } [CPUX86_HINT_FAST_BT_REG_IMM,CPUX86_HINT_FAST_BTX_REG_IMM,CPUX86_HINT_FAST_BT_MEM_IMM,CPUX86_HINT_FAST_XCHG,CPUX86_HINT_FAST_PDEP_PEXT,CPUX86_HINT_FAST_3COMP_ADDR],
{ cpu_zen4 } [CPUX86_HINT_FAST_BT_REG_IMM,CPUX86_HINT_FAST_BTX_REG_IMM,CPUX86_HINT_FAST_BT_MEM_IMM,CPUX86_HINT_FAST_XCHG,CPUX86_HINT_FAST_PDEP_PEXT,CPUX86_HINT_FAST_3COMP_ADDR]
);
Implementation