| .. |
|
a64att.inc
|
* a64: Added "ABS" and "CTZ" mnemonics (CSSC instructions)
|
2024-04-21 09:06:16 +00:00 |
|
a64atts.inc
|
* a64: Added "ABS" and "CTZ" mnemonics (CSSC instructions)
|
2024-04-21 09:06:16 +00:00 |
|
a64ins.dat
|
* a64: Added "ABS" and "CTZ" mnemonics (CSSC instructions)
|
2024-04-21 09:06:16 +00:00 |
|
a64nop.inc
|
|
|
|
a64op.inc
|
* a64: Added "ABS" and "CTZ" mnemonics (CSSC instructions)
|
2024-04-21 09:06:16 +00:00 |
|
a64reg.dat
|
Adding AArch64 CurrentEL register
|
2022-07-25 19:05:00 +00:00 |
|
a64tab.inc
|
|
|
|
aasmcpu.pas
|
+ add missing instructions
|
2024-07-05 21:06:21 +02:00 |
|
agcpugas.pas
|
* a64: ARMv8.7 through ARMv8.9 have been added as AArch64 CPU types, along with support for the CSSC extension.
|
2024-04-21 09:06:16 +00:00 |
|
aoptcpu.pas
|
* arm / a64: Extended the AND; CMP -> ANDS family of optimisations to catch BIC as well as AND
|
2024-04-20 12:55:47 +00:00 |
|
aoptcpub.pas
|
|
|
|
aoptcpud.pas
|
|
|
|
cgcpu.pas
|
* set operand size properly for STX*
|
2024-07-08 21:54:05 +02:00 |
|
cpubase.pas
|
* a64: New CSEL block optimisations ported over from x86 CMOV block optimisations
|
2024-03-15 18:08:37 +00:00 |
|
cpuinfo.pas
|
* a64: Added DOTPROD and PAUTH support flags to relevant instruction sets (v8.4+ and v8.3+ respectively)
|
2024-04-21 09:06:16 +00:00 |
|
cpunode.pas
|
* arm / a64: TAsmNode debugging info is now output for ARM and AArch64
|
2024-05-30 20:04:11 +00:00 |
|
cpupara.pas
|
* according to Jonas iOS doesn't zero extend results in the callee either, so check removed
|
2023-09-12 23:05:48 +02:00 |
|
cpupi.pas
|
|
|
|
cputarg.pas
|
Adding aaarch64-embedded target
|
2022-01-05 12:29:00 +00:00 |
|
hlcgcpu.pas
|
* AArch64: fix storing a 32 bit value in the lower 32 bits of a 64 bit
|
2021-04-19 20:52:12 +00:00 |
|
itcpugas.pas
|
|
|
|
naarch64util.pas
|
* Fixed signature of insert_init_final_table
|
2024-03-05 07:56:14 +00:00 |
|
ncpuadd.pas
|
* nf_pass1_done, nf_error, nf_processing and nf_do_not_execute
|
2024-03-24 18:14:49 +00:00 |
|
ncpucnv.pas
|
|
|
|
ncpucon.pas
|
|
|
|
ncpuflw.pas
|
|
|
|
ncpuinl.pas
|
* a64: Fixed bug where unsigned min/max inlines used a signed comparison
|
2024-03-26 14:18:31 +00:00 |
|
ncpumat.pas
|
+ function needs_check_for_fpu_exceptions to unify fpu exception handling
|
2024-02-13 17:42:21 +01:00 |
|
ncpumem.pas
|
|
|
|
ncpuset.pas
|
* a64: win64 implementation of jump table now
|
2024-05-27 06:31:15 +01:00 |
|
ra64con.inc
|
Adding AArch64 CurrentEL register
|
2022-07-25 19:05:00 +00:00 |
|
ra64dwa.inc
|
Adding AArch64 CurrentEL register
|
2022-07-25 19:05:00 +00:00 |
|
ra64nor.inc
|
Adding AArch64 CurrentEL register
|
2022-07-25 19:05:00 +00:00 |
|
ra64num.inc
|
Adding AArch64 CurrentEL register
|
2022-07-25 19:05:00 +00:00 |
|
ra64rni.inc
|
Adding AArch64 CurrentEL register
|
2022-07-25 19:05:00 +00:00 |
|
ra64sri.inc
|
Adding AArch64 CurrentEL register
|
2022-07-25 19:05:00 +00:00 |
|
ra64sta.inc
|
Adding AArch64 CurrentEL register
|
2022-07-25 19:05:00 +00:00 |
|
ra64std.inc
|
Adding AArch64 CurrentEL register
|
2022-07-25 19:05:00 +00:00 |
|
ra64sup.inc
|
Adding AArch64 CurrentEL register
|
2022-07-25 19:05:00 +00:00 |
|
racpu.pas
|
* AArch64: added SIMD instructions (only plain ARMv8-A for now)
|
2020-10-15 20:29:36 +00:00 |
|
racpugas.pas
|
AArch64 asm reader: add support for fpcmp(e) conditions
|
2022-04-03 13:40:21 +02:00 |
|
rgcpu.pas
|
* AArch64: fix spilling integer registers to stack offsets that cannot be
|
2021-04-14 20:56:32 +00:00 |
|
symcpu.pas
|
|
|
|
tripletcpu.pas
|
|
|
